Denon-AVR1513-avr-sm维修电路原理图.pdf

《Denon-AVR1513-avr-sm维修电路原理图.pdf》由会员分享，可在线阅读，更多相关《Denon-AVR1513-avr-sm维修电路原理图.pdf（130页珍藏版）》请在收音机爱好者资料库上搜索。

1、D supports TMDS logic level. 48 TXC+ HDMI Output Differential Clock Output. Differential clock output at the TMDS clock rate; supports TMDS logic level. 104 ADV7623 Hardware Manual Rev. 0 March 2010 19 Confidential NDA required Location Mnemonic Type Description 49 TXGND Ground TXAVDD Ground 50 TX0-

2、 HDMI Output Differential Output Channel 0 Complement. Differential output of the red data at 10 the pixel clock rate; supports TMDS logic level. 51 TX0+ HDMI Output Differential Output Channel 0 True. Differential output of the red data at 10 the pixel clock rate; supports TMDS logic level. 52 TXGN

3、D Ground TXAVDD Ground 53 TX1- HDMI Output Differential Output Channel 1 Complement. Differential output of the red data at 10 the pixel clock rate; supports TMDS logic level. 54 TX1+ HDMI Output Differential Output Channel 1 True. Differential output of the red data at 10 the pixel clock rate; supp

4、orts TMDS logic level. 55 TXAVDD Power 1.8V power supply for TMDS outputs 56 TX2- HDMI Output Differential Output Channel 2 Complement. Differential output of the red data at 10 the pixel clock rate; supports TMDS logic level. 57 TX2+ HDMI Output Differential Output Channel 2 True. Differential outp

5、ut of the red data at 10 the pixel clock rate; supports TMDS logic level. 58 TXGND Ground TXAVDD Ground 59 CEC Digital I/O Consumer electronic control channel. 60 DGND Ground Ground for DVDD 61 DVDD Power Digital supply voltage (1.8 V) 62 ALSB Digital Input This pin is used to set I2C address of the

6、 Rx IO and the Tx Main Map. 63 CSB Digital Input Chip Select pin. This pin must be set low or left floating for the chip to process I2C messages that are destined to the ADV7623. The ADV7623 ignores I2C messages which he receives if this pin is high. 64 EP_SCK Digital Output SPI clock interface for

7、the EDID/OSD 65 EP_CS Digital Output SPI chip selected interface for the EDID/OSD 66 EP_MOSI Digital Output SPI master out/slave in for the EDID/OSD 67 EP_MISO Digital Input SPI master in/slave out for the EDID/OSD 105 ADV7623 Hardware Manual Rev. 0 March 2010 20 Confidential NDA required Location M

8、nemonic Type Description 68 MCLK_IN Digital Input Audio Reference Clock. 128 N fs with N = 1, 2, 3, or 4. Set to 128 sampling frequency (fs), 256 fs, 384 fs, or 512 fs. Supports 1.8 V to 3.3 V CMOS logic levels. 69 SCLK_IN Digital Input I2S Audio Clock. Supports CMOS logic levels from 1.8 V to 3.3 V

9、. 70 AP5_IN Digital Input Audio Input Port 5. CMOS logic levels from 1.8 V to 3.3 V. 71 AP4_IN Digital Input Audio Input Port 4. CMOS logic levels from 1.8 V to 3.3 V. 72 DGNDIO Ground Ground for DVDDIO 73 DVDDIO Power Digital I/O supply voltage (3.3 V) 74 AP3_IN Digital Input Audio Input Port 3. CM

10、OS logic levels from 1.8 V to 3.3 V. 75 AP2_IN Digital Input Audio Input Port 2. CMOS logic levels from 1.8 V to 3.3 V. 76 AP1_IN Digital Input Audio Input Port 1. CMOS logic levels from 1.8 V to 3.3 V. 77 AP0_IN Digital Input Audio Input Port 0. CMOS logic levels from 1.8 V to 3.3 V. 78 SDATA Digit

11、al I/O I2C port serial data input/output pin. SDA is the data line for the control port. 79 SCL Digital Input I2C port serial clock input. SCL is the clock line for the control port. 80 DGND Ground Ground for DVDD 81 DVDD Power Digital supply voltage (1.8 V) 82 INT1 (AMUTE1) Digital Output Interrupt

12、 pin, can be active low or active high. When status bits change, this pin is triggered. The events that trigger an interrupt are under user control. This pin can also output an audio mute signal 83 INT2 (AMUTE2) Digital Output Interrupt pin, can be active low or active high. When status bits change,

13、 this pin is triggered. The events that trigger an interrupt are under user control. This pin can also output an audio mute signal. I2C LSB selection. 84 INT_TX Digital Output Interrupt. Open drain. A 2 k pull-up resistor to the microcontroller I/O supply is recommended. 85 DGNDIO Ground Ground for

14、DVDDIO 86 DVDDIO Power Digital I/O supply voltage (3.3 V) 106 ADV7623 Hardware Manual Rev. 0 March 2010 21 Confidential NDA required Location Mnemonic Type Description 87 AP0_OUT Digital Output Audio output port 0. 88 AP1_OUT Digital Output Audio output port 1. 89 AP2_OUT Digital Output Audio output

15、 port 2. 90 AP3_OUT Digital Output Audio output port 3. 91 AP4_OUT Digital Output Audio output port 4. 92 DGND Ground Ground for DVDD 93 DVDD Power Digital supply voltage (1.8 V) 94 AP5_OUT Digital Output Audio output port 5. 95 SCLK_OUT Digital Output Audio serial clock output. 96 MCLK_OUT Digital

16、Output Audio master clock output. 97 RESETB Digital Input System reset input. Active low. A minimum low reset pulse width of 5 ms is required to reset the ADV7623 circuitry. 98 PWRDNB Digital Input Active low power-down pin. This pin should be used as a system power detect when the internal EDID is

17、powered from the 5V signal from the HDMI port when connected to active equipment. Pin pulled down internally. 99 PGND Ground Ground for PVDD 100 PVDD Power PLL supply voltage 101 XTAL Miscellaneous Analog Input pin for 28.63636 MHz crystal or an external 1.8 V 28.63636 MHz clock oscillator source to

18、 clock the ADV7623. The following crystal frequencies are also supported: 24.576 MHz and 27 MHz. 102 XTAL1 Miscellaneous Analog Crystal output pin. This pin should be left floating if a clock oscillator is used. 103 PVDD Power PLL supply voltage 104 PGND Ground PVDD Ground 105 HP_CTRLA Digital Outpu

19、t Hot Plug Detect for port A. 106 5V_DETA Digital Input 5 V detect pin for port A in the HDMI interface. 107 RTERM Miscellaneous Analog Sets internal termination resistance. A 500 resistor between this pin and GND should be used. 108 DDCA_SDA Digital I/O HDCP slave serial data port A. DDCD_SDA is a

20、3.3 V input/output that is 5 V tolerant. 109 DDCA_SCL Digital Input HDCP slave serial clock port A. DDCD_SCL is a 3.3 V input that is 5 V tolerant. 110 CVDD Power Receiver comparator supply voltage (1.8V) 107 ADV7623 Hardware Manual Rev. 0 March 2010 22 Confidential NDA required Location Mnemonic Ty

21、pe Description 111 CGND Ground TVDD and CVDD Ground 112 RXA_C- HDMI Input Digital input clock Complement of port A in the HDMI interface. 113 RXA_C+ HDMI Input Digital input clock True of port A in the HDMI interface. 114 TVDD Power Receiver terminator supply voltage (3.3 V) 115 RXA_0- HDMI Input Di

22、gital input channel 0 complement of port A in the HDMI interface. 116 RXA_0+ HDMI Input Digital input channel 0 true of port A in the HDMI interface. 117 CGND Ground TVDD and CVDD Ground 118 RXA_1- HDMI Input Digital input channel 1 complement of port A in the HDMI interface. 119 RXA_1+ HDMI Input D

23、igital input channel 1 true of port A in the HDMI interface. 120 TVDD Power Receiver terminator supply voltage (3.3 V) 121 RXA_2- HDMI Input Digital input channel 2 complement of port A in the HDMI interface. 122 RXA_2+ HDMI Input Digital input channel 2 true of port A in the HDMI interface. 123 HP_

24、CTRLB Digital Output Hot Plug Detect for port B. 124 5V_DETB Digital Input 5 V detect pin for port B in the HDMI interface. 125 DGND Ground Ground for DVDD 126 DVDD Power Digital supply voltage (1.8 V) 127 DDCB_SDA Digital I/O HDCP slave serial data ports B. DDCB_SDA is a 3.3 V input/output that is

25、5 V tolerant. 128 DDCB_SCL Digital Input HDCP slave serial clock port B. DDCB_SCL is a 3.3 V input that is 5 V tolerant. 129 CVDD Power Receiver comparator supply voltage (1.8V) 130 CGND Ground TVDD and CVDD Ground 131 RXB_C- HDMI Input Digital input clock complement of port B in the HDMI interface.

26、 132 RXB_C+ HDMI Input Digital input clock true of port B in the HDMI interface. 133 TVDD Power Receiver terminator supply voltage (3.3 V) 134 RXB_0- HDMI Input Digital input channel 0 complement of port B in the HDMI interface. 135 RXB_0+ HDMI Input Digital input channel 0 true of port B in the HDM

27、I interface. 136 CGND Ground TVDD and CVDD Ground 137 RXB_1- HDMI Input Digital input channel 1 complement of port 108 MX25L8006EM2I-12G (DIGITAL : IC14, IC82) ADV7623 Hardware Manual Rev. 0 March 2010 23 Confidential NDA required Location Mnemonic Type Description B in the HDMI interface. 138 RXB_1

28、+ HDMI Input Digital input channel 1 true of port B in the HDMI interface. 139 TVDD Power Receiver terminator supply voltage (3.3 V) 140 RXB_2- HDMI Input Digital input channel 2 complement of port B in the HDMI interface. 141 RXB_2+ HDMI Input Digital input channel 2 true of port B in the HDMI inte

29、rface. 142 HP_CTRLC Digital Output Hot Plug Detect for port C. 143 5V_DETC Digital Input 5 V detect pin for port C in the HDMI interface. 144 DDCC_SDA Digital I/O HDCP slave serial clock port C. DDCC_SDA is a 3.3 V input/output that is 5 V tolerant. CS#1 2 3 4 8 7 6 5 SO/SIO1 WP# GND VCC HOLD# SCLK

30、SI/SIO0 SYMBOL CS# SI/SIO0 SO/SIO1 SCLK WP# HOLD# VCC GND Chip Select Serial Data Input (for 1 x I/O)/ Serial Data Input & Output (for Dual Output mode) Serial Data Output (for 1 x I/O)/ Serial Data Output (for Dual Output mode) Clock Input Write protection + 3.3V Power Supply Ground Hold, to pause

31、the device without deselecting the device DESCRIPTION PIN DESCRIPTION 109 AD8195 (F-HDMI : IC51) AD8195 Terminal Functions NOTES 1. THE AD8195 LFCSP HAS AN EXPOSED PAD ON THE UNDERSIDE OF THE PACKAGE THAT AIDS IN HEAT DISSIPATION. THE PAD MUST BE ELECTRICALLY CONNECTED TO THE AVEE SUPPLY PLANE IN OR

32、DER TO MEET THERMAL SPECIFICATIONS. AD8195 TOP VIEW (Not to Scale) 1IN0 2IP0 3IN1 4IP1 5VTTI 6IN2 7IP2 10AVCC 30 AVCC 29 PE_EN 28 TX_EN 27 AVEE 26 AVCC 25 AVCC 24 AVEE 21 COMP 40 SCL_IN 39 SDA_IN 38 CEC_IN 37 AVEE 36 VREF_IN 35 SCL_OUT 34 SDA_OUT 31 CEC_OUT 11ON0 12OP0 13VTTO 14ON1 15OP1 16AVCC 17ON

33、2 20OP3 9IP3 8IN3 22 AVCC 23 AVCC 19ON3 18OP2 32 AMUXVCC 33 VREF_OUT PIN 1 INDICATOR Mnemonic IN0 IP0 IN1 IP1 VTTI IN2 IP2 IN3 IP3 AVCC ON0 OP0 VTTO ON1 OP1 ON2 OP2 ON3 OP3 COMP AVEE TX_EN PE_EN CEC_OUT AMUXVCC VREF_OUT SDA_OUT SCL_OUT VREF_IN CEC_IN SDA_IN SCL_IN Type1 HS I HS I HS I HS I Power HS

34、I HS I HS I HS I Power HS O HS O Power HS O HS O HS O HS O HS O HS O Control Power Control Control LS I/O Power Reference LS I/O LS I/O Reference LS I/O LS I/O LS I/O Description High Speed Input Complement. High Speed Input. High Speed Input Complement. High Speed Input. Input Termination Supply. N

35、ominally connected to AVCC. High Speed Input Complement. High Speed Input. High Speed Input Complement. High Speed Input. Positive Analog Supply. 3.3 V nominal. High Speed Output Complement. High Speed Output. Output Termination Supply. Nominally connected to AVCC. High Speed Output Complement. High

36、 Speed Output. High Speed Output Complement. High Speed Output. High Speed Output Complement. High Speed Output. Power-On Compensation Pin. Bypass to ground through a 10 F capacitor. Negative Analog Supply. 0 V nominal. High Speed Output Enable Parallel Interface. High Speed Preemphasis Enable Paral

37、lel Interface. CEC Output Side. Positive Auxiliary Buffer Supply. 5 V nominal. DDC Output Side Pull-Up Reference Voltage. DDC Output Side Data Line Input/Output. DDC Output Side Clock Line Input/Output. DDC Input Side Pull-Up Reference Voltage. CEC Input Side. DDC Input Side Data Line. DDC Input Sid

38、e Clock Line Pin No. 1 2 3 4 5 6 7 8 9 10, 16, 22, 23, 25, 26, 30 11 12 13 14 15 17 18 19 20 21 24, 27, 37, Exposed Pad 28 29 31 32 33 34 35 36 38 39 40 1 HS = high speed, LS = low speed, I = input, and O = output. 110 EX3AV (DIGITAL : IC16) EX3AV Terminal Functions EX3AV Enpirion 2009 all rights re

39、served, E&OE 2 Part Number Temp Rating ( C) Package EX3AV -40 to +85 38-pin QFN T&R EX3AV Enpirion 2009 all rights reserved, E&OE 2 Part Number Temp Rating ( C) Package EX3AV -40 to +85 38-pin QFN T&R Figure 3: Pinout Diagram (Top View) NOTE: All perimeter pins must be soldered to PCB. PIN NAME FUNC

40、TION 1-2, 12, 26, 34- 38 NC(SW) NO CONNECT These pins are internally connected to the common switching node of the internal MOSFETs. They are not to be electrically connected to any external signal, ground, or voltage. Failure to follow this guideline may result in damage to the device. 3-4, 22-25 N

41、C NO CONNECT These pins may be internally connected. Do not connect them to each other or to any other electrical signal. Failure to follow this guideline may result in device damage. 5-11 VOUT Regulated converter output. Connect these pins to the load, and place output capacitor from these pins and

42、 PGND pins 13-15 13-18 PGND Input/Output power ground. Connect these pins to the ground electrode of the Input and output filter capacitors. See VOUT and PVIN pin descriptions for more details. 19-21 PVIN Input power supply. Connect to input power supply. Decouple with input capacitor to PGND pins 1

43、6-18. 27 ENABLE Input Enable. Applying logic high enables the output and initiates a soft-start. Applying a logic low disables the output. 28 POK Power OK is an open drain transistor for power system state indication. POK will be logic high when VOUT is with -10% to +20% of VOUT nominal. 29 EAOUT Op

44、tional Error Amplifier output. Allows for customization of the control loop response. 30 SS Soft-Start node. The soft-start capacitor is connected between this pin and AGND. The value of this capacitor determines the startup time. 31 XFB External Feedback Input. The feedback loop is closed through t

45、his pin. A voltage divider at VOUT is used to set the output voltage. The mid point of the divider is connected to XFB. A phase lead capacitor from this pin to VOUT is also required to stabilize the loop. 32 AGND Analog Ground. This is the Ground return for the controller. Needs to be connected to a

46、 quiet ground. 33 AVIN Input power supply for the controller. Needs to be connected to input voltage at a quiet point. 111 2. FL DISPLAY FLD (018BT021GINK) (FRONT : FL101) PIN CONNECTION GRID ASSIGNMENT 112 ANODE CONNECTION 113 PARTS LIST OF P.C.B. UNIT zParts indicated by nsp on this table cannot b

47、e supplied. zThe parts listed below are only for maintenance. Therefore they might differ from the parts used in the unit in appearances or dimensions. Note: The symbols in the column Remarks indicate the following destinations. E3 : U.S.A. & Canada model E2 : Europe modelE1C : China model FRONT PCB

48、 UNIT ASSY Ref. No.Part No.Part NameRemarksQtyNew SEMICONDUCTORS GROUP IC102943239005300MOPAMPBA4560RF-E2HVIBA4560RF Q1001943219006820STR KTC1027Y CVTKTC1027YT Q1003,1004943214500020ST.R,2SC3052CVT2SC3052 Q100500MHT600141B1TR KTA1271YHVTKTA1271YT Q1006943216500020ST.R,RT1N141C(10K-10K)CVTRT1N141C Q1

49、008943215500020ST.R,RT1P141C(10K-10K)CVTRT1P141C Q1009943216500020ST.R,RT1N141C(10K-10K)CVTRT1N141C Q1011943215500020ST.R,RT1P141C(10K-10K)CVTRT1P141C Q1012943216500020ST.R,RT1N141C(10K-10K)CVTRT1N141C D1001,100200D9630328409DIODE,RECTIFIERSCVD1N4007ST D100390M-HD302360RDIODE,ZENER,1/2W,6.8VCVDZJ6.8BT D100400D9430087209DIODE,ZENER,1/2W,24VCVDZJ24BT D100590M-HD302450RDIODE,ZENER,1/2W,13VCVDZJ13BT D1012943176010090SL.E.D,(GREEN/RED5PI)CVDBLBJEGJ204L RESISTORS GROUP R1001nspRES,C