Denon-AVR589-avr-sm维修电路原理图.pdf

《Denon-AVR589-avr-sm维修电路原理图.pdf》由会员分享，可在线阅读，更多相关《Denon-AVR589-avr-sm维修电路原理图.pdf（148页珍藏版）》请在收音机爱好者资料库上搜索。

1、Denon Brand Company, D Edge detection is “Ed”; Detection by both shifting is “E Serial data detection is “S” (Serial data output is also “S”). Res: State at reset. “H”= Outputs High Level at reset “L”= Outputs Low Level at reset “Z”= Becomes High impedance mode at reset STBY: State of port when STAN

2、DBY mode. “O/L” = Output port and “L” “I”= Input port Stop: State of port when Stop mode. “O/L”= Output port and “L” “I”= Input port 48 AVR-1709/1609/1519/1509/689/589, AVC-1509 ADSP21367 (IC801) ADSP21367 Terminal Function 1 208157 156 105 10453 52 TOP VIEW (PINS DOWN) PIN 1 INDICATOR Pin No.Signal

3、Pin No.SignalPin No.SignalPin No.Signal 1VDD53VDD105VDD157VDD 2DATA2854GND106GND158VDD 3DATA2755IOVDD107IOVDD159GND 4GND56ADDR0108SDCAS160VDD 5IOVDD57ADDR2109SDRAS161VDD 6DATA2658ADDR1110SDCKE162VDD 7DATA2559ADDR4111SDWE163TDI 8DATA2460ADDR3112WR164TRST 9DATA2361ADDR5113SDA10165TCK 10GND62GND114GND1

4、66GND 11VDD63VDD115IOVDD167VDD 12DATA2264GND116SDCLK0168TMS 13DATA2165IOVDD117GND169CLK_CFG0 14DATA2066ADDR6118VDD170BOOTCFG0 15IOVDD67ADDR7119RD171CLK_CFG1 16GND68ADDR8120ACK172EMU 17DATA1969ADDR9121FLAG3173BOOTCFG1 18DATA1870ADDR10122FLAG2174TDO 19VDD71GND123FLAG1175DAI4 20GND72VDD124FLAG0176DAI2

5、21DATA1773GND125DAI20177DAI3 22VDD74IOVDD126GND178DAI1 23GND75ADDR11127VDD179IOVDD 24VDD76ADDR12128GND180GND 25GND77ADDR13129IOVDD181VDD 26DATA1678GND130DAI19182GND 27DATA1579VDD131DAI18183DPI14 28DATA1480AVSS132DAI17184DPI13 29DATA1381AVDD133DAI16185DPI12 30DATA1282GND134DAI15186DPI11 31IOVDD83CLKI

6、N135DAI14187DPI10 32GND84XTAL2136DAI13188DPI9 33VDD85IOVDD137DAI12189DPI8 34GND86GND138VDD190DPI7 35DATA1187VDD139IOVDD191IOVDD 36DATA1088ADDR14140GND192GND 37DATA989GND141VDD193VDD 38DATA890IOVDD142GND194GND 39DATA791ADDR15143DAI11195DPI6 40DATA692ADDR16144DAI10196DPI5 41IOVDD93ADDR17145DAI8197DPI4

7、 42GND94ADDR18146DAI9198DPI3 43VDD95GND147DAI6199DPI1 44DATA496IOVDD148DAI7200DPI2 45DATA597ADDR19149DAI5201CLKOUT 46DATA298ADDR20150IOVDD202RESET 47DATA399ADDR21151GND203IOVDD 48DATA0100ADDR23152VDD204GND 49DATA1101ADDR22153GND205DATA30 50IOVDD102MS1154VDD206DATA31 51GND103MS0155GND207DATA29 52VDD1

8、04VDD156VDD208VDD 49 AVR-1709/1609/1519/1509/689/589, AVC-1509 R2A15215FP (IC700) R2A15215FP Block Diagram 1 30 31 50 80 81 100 51 AGND SWC AGND SLC AGND SBLC INLB/RECL2 INRB/RECR2 INR11/RECR5 INL10/RECL4 RECR3 INL11/RECL5 FLIN1 RECL3 CIN1 FRIN1 SLIN1 SWIN1 AVEE MUTE FLIN2 FRIN2 SLIN2 SRIN2 CIN2 SWI

9、N2 SBLIN2 SBRIN2 AVCC TREL BASSL1 BASSL2 FLOUT CC FLC FROUT AGND FRC ADCR SBLIN1 SRIN1 SBRIN1 SBL OUT ADCL SBR OUT SLOUT SBRC SROUT SWOUT SRC COUT INL5 INL1 INR1 INL2 INR2 INL3 INR3 INL4 INR4 INR5 INL6 INR6 INL7 INR7 INL8 INR8 INLA/RECL1 INRA/RECR1 INL9 INR9 SUBR SUBL DGND INR10/RECR4 DATA CLOCK BAS

10、SR1 BASSR2 TRER N.C. AGND N.C. AGND N.C. N.C. N.C. N.C. SBRCIN SBLCIN N.C. N.C. AGND N.C. N.C. N.C. N.C. N.C. N.C. N.C. MAIN SUB REC ATT 0/-6/-12/-18dB Bass/ Tr eble -14+14dB (2dB step) +42-95dB, - (0.5dBstep) +42-95dB, - (0.5dBstep) +42-95dB, - (0.5dBstep) +42-95dB, - (0.5dBstep) +42-95dB, - (0.5dB

11、step) +42-95dB, - (0.5dBstep) Tone +420dB (0.5dBstep) Tone Bass/ Treble -14+14dB (2dB step) 0-95dB, - (0.5dBstep) +420dB (0.5dBstep) 0-95dB, - (0.5dBstep) MCU I/F AVEE AVCC Bypass ToneTone+MIX Bypass Tone Tone+MIX CMIX SWMIX MAIN SUB MAIN SUB 81828384858687888990919293949596979899100 1 2 3 4 5 6 7 8

12、 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 80 79 78 77 76 75 74 73 72 71 70 69 68 67 66 65 64 63 62 61 60 59 58 57 56 55 54 53 52 51 5049484746454443424140393837363534333231 50 AVR-1709/1609/1519/1509/689/589, AVC-1509 R2A15215FP Terminl Function PIN No. Name Function 49DATA I

13、nput pin of c ontrol data 50CLOCKInput pin of control clock Output pin of FL/ FR/C/SW/SL/SR/SBL/ SBR channel FRIN2, FLIN2, SRN2,SLIN2, SWIN2,CIN2 , SBRIN2,SBLIN2 43,42, 41,40, 39,38, 37,36 Input pin of L/R /C/SW/SL/SR/SBL/SBR channel (Multi IN 1/2) Output pin for L/R chann el REC Output Frequency ch

14、aracteristic setting pin of L/R channel tone control (Treble)28,34TREL, TRE R 26,27, 32,33 23,21, 17,15, 11,9, 5,3 FROUT,FLO UT, COUT,SWOUT, SROUT, SLO UT, SBROUT,SBLOUT BASSL1,BA SSL2 BASSR1,BASSR2 FLIN1, F RIN1, CIN1,SWIN1 , SLIN1,SRIN1, SBLIN1,S BRIN1 93,94, 95,96, 97,98, 99,100 Frequency charact

15、eristic setting pin of L/R channel tone control (Bass) 24,20, 18,14, 12,8, 6,2 FRC,FLC, CC,SWC, SRC,SLC, SBRC,SBLC Connects capacitor fo r reducing click no ise of L/R/C/SW/SL/SR/SBL/ SBR channel vol ume INL1, INL2, I NL3, INL4, INL5,INL6, INL7, INL8,INL9 Input pin of L/R channel ( Input Selector) 5

16、9,61,63, 65,67,69, 71,73,79 INR1,INR2, I NR3, INR4,INR5,I NR6, INR7,INR8,I NR9 58,60,62, 64,66,68, 70,72,78 54,55ADCL, ADCROutput pin for L/R chann el ADC 90,91 4,7,10,16, 19,22,56 AGN D Analog ground of internal circuit 30AVCCPositive power supply to internal circuit 48DGNDDigital ground of intern

17、al circuit 52AVEENegative power supply to internal circuit 46,47SUBL,SU BROutput pin for L/R chann el SUB Output RECR3,RECL3 51MUTEOutside Mute Control PIN 75,76, 81,82, 83,84, 85,86 INRA/RECR1,INLA/RECL1, INRB/REC R2,INLB/ RECL2, INR10/RECR4,I NL10/RECL4, INR11/RECR5,I NL11/RECL5 Input pin of L/R c

18、hannel ( Input Selector)/ Output pin for L/R chann el REC Output N.C. 1,13,25,29,31, 35,53, 57,74,77,80, 87,88,89,92 No Connected PIN 44,45SBRCIN,SBL CINInput pin for S BL/SBR channel Volum e 51 AVR-1709/1609/1519/1509/689/589, AVC-1509 W9864G2GH-6 (IC802) W9864G2GH-6 Block Diagram 52 AVR-1709/1609/

19、1519/1509/689/589, AVC-1509 W9864G2GH-6 Pim Description 53 AVR-1709/1609/1519/1509/689/589, AVC-1509 LC87F6D16A (IC302) 120 21 40 4160 80 61 54 AVR-1709/1609/1519/1509/689/589, AVC-1509 Sil9185 (IC01) Sil9185 Block Diagram 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 20AGND R0XC+ R0XC- AVCC18 HPD

20、0 LSCL/ EPSEL1 LSDA/ EPSEL0 RESET# EXTSWING TxC- TxC+ AGND Tx0- Tx0+ AVCC18 Tx1- Tx1+ AGND Tx2- Tx2+ 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 41R1X0- R1X0+ AVCC33 R1X1- R1X1+ AGND R1X2- R1X2+ AVCC18 DSDA1 DSCL1 RPWR1 CEC_D CEC_A AVCC33 HPD2 AVCC18 R2XC- R2XC+ AGND 39 38 37 36 35 34 3

21、3 32 31 30 29 28 27 26 25 24 23 22 21 40AGND R1XC+ R1XC- AVCC18 HPD1 I2CSEL/ INT DGND DVCC18 RPWR0 DSCL0 DSDA0 AVCC18 R0X2+ R0X2- AGND R0X1+ R0X1- AVCC33 R0X0+ R0X0- 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 61R2X0- R2X0+ AVCC33 R2X1- R2X1+ TPWR/ AGND R2X2- R2X2+ AVCC18 DSDA2 DSCL2 RP

22、WR2 DVCC18 DGND RSVDL HPDIN TSDA TSCL I2CADDR AGND Sil 9185 80-Pin TQFP (Top View) R0X0+/- R0X1+/- R0X2+/- R0XC+/- R1X0+/- R1X1+/- R1X2+/- R1XC+/- R2X0+/- R2X1+/- R2X2+/- R2XC+/- TX0+/- TX1+/- TX2+/- TXC+/- EPSEL1/ LSCL EPSEL0/ LSDA Port0_DDC Port1_DDC Port2_DDC TX_DDC RPWR0 RPWR1 RPWR2 I2CADDR/ TPW

23、R HPD0 HPD1 HPD2 HPDIN CEC_A CEC_D Termination/Termination/ Equalizer Oversample DPLL CEC EqualizerEqualizer Termination/ Config Logic EDID Block EDID RAM Transmitter Configuration Block Block Transmit PLL CEC I/F Receiver Block HPD Switch 5V Switch Drivers I C Switch 2 55 AVR-1709/1609/1519/1509/68

24、9/589, AVC-1509 ADV7180BSTZ (IC1018 : for AVR1709/689 model) 56 AVR-1709/1609/1519/1509/689/589, AVC-1509 ADV7180BSTZ Block Diagram ADV7172KSTZ (IC1019 : for AVR1709/689 model) ADV7180BSTZ Block Diagram 57 AVR-1709/1609/1519/1509/689/589, AVC-1509 Pin Function Description 58 AVR-1709/1609/1519/1509/

25、689/589, AVC-1509 ADAU1328 (IC808) 59 AVR-1709/1609/1519/1509/689/589, AVC-1509 LC89057W (IC807) LC89057W Terminal Function LC89057W Block Diagram Function Pin No. Pin Name 1RXOUTOInput bi-phase select data output terminal 2RX0ITTL compatible digital data input terminal 3RX1ICoaxial compatible amp b

26、uilt-in digital data input terminal 4RX2ITTL compatible digital data input terminal 5RX3ITTL compatible digital data input terminal 6DGNDDigital GND 7DVDDDigital power 8RX4ITTL compatible digital data input terminal 9RX5/VIITTL compatible digital data/Validity flag input terminal for modulation 10RX

27、6/UIITTL compatible digital data/User data input terminal for modulation 11DVDDDigital power for PLL 12DGNDDigital GND for PLL 13LPFOPLL loop filter connecting terminal 14AVDDAnalog power for PLL 15AGNDAnalog GND for PLL 16RMCKORMCK clock output terminal (256fs, 512fs, XIN, VCO) 17RBCKO/IRBCK clock

28、in/output terminal (64fs) 18DGNDDigital GND 19DVDDDigital power 20RLRCKO/IRLRCK clock in/output terminal (fs) 21RDATAOSerial audio data output terminal 22SBCKOSBCK clock output terminal (32fs, 64fs, 128fs) 23SLRCKOSLRCK clock output terminal (fs/2, fs, 2fs) 24SDINISerial audio data input terminal 25

29、DGNDDigital GND 26DVDDDigital power 27XMCKOOsc. amp output terminal I/O 36 RERR1RXOUT 35 INT2RX0 34 CKST3RX1 33 AUDIO/VO4RX2 32 EMPHA/UO5RX3 31 DGND6DGND 30 DVDD7DVDD 29 XIN8RX4 28 XOUT9RX5/VI 27 XMCK10RX6/UI 26 DVDD11DVDD 25 DGND12DGND 24SDIN37DO 23SLRCK38DI 22SBCK39CE 21RDATA40CL 20RLRCK41XMODE 19

30、DVDD42DGND 18DGND43DVDD 17RBCK44TMCK/PIO0 16RMCK45TBCK/PIO1 15AGND46TLRCK/PIO2 14AVDD47TDATA/PIO3 13LPF48TXO/PIOEN TOP VIEW 1RXOUT 32 EMPHA/UO 33 AUDIO/VO 35 INT 40 CL 39 CE 38 DI 28 XOUT 29 XIN 27 XMCK 34 CKST 41 XMODE Input Selector 2RX0 3RX1 4RX2 5RX3 8RX4 9RX5/VI 10RX6/UI 37DO 36RERR 21RDATA 24S

31、DIN 16RMCK 17RBCK 20RLRCK 22SBCK 23SLRCK 13LPF 44TMCK/PIO0 45TBCK/PIO1 46TLRCK/PIO2 47TDATA/PIO3 48TXO/PIOEN Clock Selector C bit, U bit PLL Demodulation & Lock Detect Microcontroller I/F Data Selector I/N Modulation or Parallel Port 60 AVR-1709/1609/1519/1509/689/589, AVC-1509 NJW1321 (IC1008 : for

32、 AVR1709/689 model) Function Pin No. Pin NameI/O * For latch-up countermeasure, perform each power supply ON/OFF in the same timing. 28XOUTOXtal osc. connecting output terminal 29XINIXtal osc. connection, external clock input terminal (24.576MHz or 12.288MHz) 30DVDDDigital power 31DGNDDigital GND 32

33、EMPHA/UOI/OEmphasis information/U-data output/Chip address setting terminal 33AUDIO/VOI/ONon-PCM detect/V-flag output/ Chip address setting terminal 34CKSTI/OClock switch transition period output/Demodulation master or slave function switching terminal 35INTI/OInterrupt output for com (Interrupt fac

34、tor selectable)/Modulation or general I/O switching terminal 36RERROPLL lock error, data error flag output 37DOOcom I/F, read out data output terminal (3-state) 38DIIcom I/F, write data input terminal 39CEIcom I/F, chip enable input terminal 40CLIcom I/F, clock input terminal 41XMODEISystem reset in

35、put terminal 42DGNDDigital GND 43DVDDDigital power 44TMCK/PIO0I/O256fs system clock input for modulation/General I/O in/output terminal 45TBCK/PIO1I/O64fs bit clock input for modulation/General I/O in/output terminal 46TLRCK/PIO2I/Ofs clock input for modulation/General I/O in/output terminal 47TDATA

36、/PIO3I/OSerial audio data input for modulation/General I/O in/output terminal 48TXO/PIOENO/IModulation data output/ General I/O enable input terminal Block Diagram 61 AVR-1709/1609/1519/1509/689/589, AVC-1509 EN29LV160AB-70TI (IC803) A15 A14 A13 A12 A11 A10 A9 A8 A19 NC WE# RESET# NC NC RY/BY# A18 A

37、17 A7 A6 A5 A4 A3 A2 A1 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 32 31 30 29 28 27 26 25 A16 BYTE# Vss DQ15/A-1 DQ7 DQ14 DQ6 DQ13 DQ5 DQ12 DQ4 Vcc DQ11 DQ3 DQ10 DQ2 DQ9 DQ1 DQ8 DQ0 OE# Vss CE# A0 Standard TSOP Block Diagram WE# CE

38、# OE# State Control Command Register Erase V oltageGenerato r Input/OutputBuffers Program Voltage Generato r Chip Enable Output Enable Logic Data Latch Y-Decoder X-Decoder Y-Gating Cell Matrix TimerVcc Dete ctor A0-A19 Vcc Vss DQ0-DQ15 (A-1) Address L atch Block Protect Switches STB STB RY/BY# 62 AV

39、R-1709/1609/1519/1509/689/589, AVC-1509 LA73053 (IC1020 : for AVR1709/689 model) 63 AVR-1709/1609/1519/1509/689/589, AVC-1509 BH7868 (IC1016 : for AVR1709/689 model) NJM2585 (IC1306 : for AVR1609/1509/589, AVC1509 model) 64 AVR-1709/1609/1519/1509/689/589, AVC-1509 LC72722 (IC805 : for AVR1709/1509

40、E2 model) SN74LCX244 (IC809-811)SN74HCT244 (IC812) Block Diagram 124VREFSYR 223MPXINCE 322VddaDI 421VssaCL 520FLOUTDO 619CINLC72722 LC72722M LC72722PM Top view RDS-ID 718T1SYNC 817T2T7(CORREC/ARI-ID/TA/BEO) 916T3(RDCL)T6(ERROR/57K/TP/BE1) 1015T4(RDDA)Vssd 1114T5(RSFT)Vddd 1213XOUTXIN REFERENCE VOLTA

41、GE ANTIALIASING FILTER SMOOTHING FILTER 57 kHz BPF (SCF) TEST + PLL (57 kHz) VREF CLOCK RECOVERY (1187.5 Hz) DATA DECODER SYNC DETECT-2 SYNC DETECT-1 OSC/DIVIDER MEMORY CONTROL CLK(4.332 MHz) +5V+5V Vdda Vssa MPXIN T2 T3 to T7 T1 CCB DI CE CL RAM (24 BLOCK DATA) ERROR CORRECTION (SOFT DECISION) SYNC

42、/EC CONTROLLER DO XINXOUT SYR SYNC RDS-ID Vssd Vddd CINFLOUT VREF 20 1 19 2 18 3 17 4 16 5 15 6 14 7 13 8 12 9 11 10 1G 2G1A0 2A0 2A3 2Y01Y0 1Y3 1A1 2Y1 1A2 2Y2 1Y1 2A1 1Y2 2A21A3 2Y3 GND VCC 1 2 3 4 5 6 7 8 20 19 18 16 15 14 13 I3 VCC OE2 O2 I5 O0 I4 O1 I6 OE I0 O4 I1 O5 I2 O6 912 O7O3 1011 GNDI7 1

43、7 65 AVR-1709/1609/1519/1509/689/589, AVC-1509 BU2092 (IC301)BU2090F (IC1003, 1305) BA7625(IC1005, 1006, 1001 : for AVR1709/689 model) (IC1301-1303 : for AVR1609/1509/589 model)BU4094BCF (IC110,111) BU4052(IC1002, 1007 : AVR1709/689 model) (IC1308, 1309 : AVR1509 model)74LVX157MTC (IC816) Control ci

44、rcuit 12-bit shift register Latch VSS 2 1 3 4 5 6 7 8 DATA CLOCK Q0 Q1 Q2 Q3 Q4 16 15 14 13 12 11 10 9 VDD Q11 Q10 Q9 Q8 Q7 Q6 Q5 Output buffer (open drain) VSS 2 1 3 DATA CLOCK Q0 Q1 Q2 Q3 Q4 VDD 4LCK 5 6 7 8 910 11 12 13 14 15 16 OE17 18 Q11 Q10 Q9 Q8 Q7 Q6 Q5 Control circuit Output buffer (open d

45、rain) 12-bit shift register 112-bit storage register 1 2 3 4 5 6 7 8 16 15 14 13 12 11 10 9 Monitor OUT GND IN5 GND IN4 CTL E IN3 CTL D IN1 CTL A V OUT1 Vcc IN2 CTL B V OUT2 CTL C 6dB 6dB LOGIC LOGIC ABEMONITOR OUT CDEV OUT 1 CDEV OUT 2 LL*IN1 LL* LL*IN1 HL*IN 2 HL*IN 2 HL* LH*IN 3 LH*IN 3 LH*IN 3 H

46、HLIN 4 HHLIN 4 HHLIN 4 HHHIN5 HHHIN5 HHHIN5 Note 1:* mark means that feasible for either H or L. Note 2:Each input terminal is provided with sink chip clamp (BA7625). Each input terminal takes 20kohm at the end (BA7626). 2 SERIAL IN STROBE Q1 Q2 Q3 Q4 CLOCK3 4 5 6 7 8 15 14 13 12 11 10 9VSS 1 OUTPUT

47、 ENABLE VDD Q6 Q7 Q8 QS Q5 QS 16 1A 1B 1Y 2A 2B 2Y GND 1 2 3 4 5 6 7 8 16 15 14 13 12 11 10 9 Vcc ST 4A 4B 4Y 3A 3B 3Y SELECT 5 SEL Y01 Y22 COMMON Y 3 Y34 Y15 INH6 VEE7 VSS8 16 15 14 13 12 11 10 9 VDD X2 X1 X X0 X3 A B Y0 B Y OUT / IN INH VEE X OUT / IN A COMMON Y2 Y3 Y1 X2 X1 X0 X3 66 AVR-1709/1609

48、/1519/1509/689/589, AVC-1509 2. FL DISPLAY HNA-16SM13T (FL301) S38 S14 S9S1 S2 S3 S4 S5 S12 S13 S7S15 S6 S10 S11 G1 G1G2G3G4G5G6G7G16G15G13G12G10G9 591 G14G11G8 G2G16 12345678910111213141516171819 232425262728293031323334 F1F1S1S2S3S4S5S6S7S8S9S10 S11 S12 S13 S14 S15 S16 S17 20 2122353637383940 4142

49、434445464748495051525354555657 NP S18 S19 S20 S21 S22 S23 S24 S25 S26 S27 S28 S29 S30 S31 S32 S33 S34 S35 S36 S37 S38 G16 G15 G14 G13 G12 G11 G10G9G8G7G6G5G4G3G2G1F2F2 5859 S13 S14 S15 S16 S17 S18 S19 S20 S21 S22 S23 S24 G1G2G3G4G5G6G7G8G9G10G11G12G13G14G15G16 S38 S36 S37 S38 -2 DBS TV -1 VDP TAPE /(DVD) /(CDR) AUXDVD CDRV.AUX TUNER -2 -3 CD -1 PHONO VCR REC ZONE2 STEREO AUTO TUNED RDS CH S1 S2 S3 S4 S5 S6 S7 S8 S9 S10 S11 S12 S1 S2 S3 S4 S5 S6 S7 S9 S10 S11 S12 S1 S2 S3 S4 S5 S6 S7 S8 S9 S10 S11 S12 S13 S14 S15 S16 S17 S18 S19 S20 S21 S22 S23 S24 S13 S14 S15 S25