HarmanKardon-AVR3550-avr-sm维修电路原理图.pdf

《HarmanKardon-AVR3550-avr-sm维修电路原理图.pdf》由会员分享，可在线阅读，更多相关《HarmanKardon-AVR3550-avr-sm维修电路原理图.pdf（63页珍藏版）》请在收音机爱好者资料库上搜索。

1、AVR 3550 Audio/VideoReceiverService ManualAVR 3550Power for the Digital RevolutionRadioFans.CN 收音机爱 好者资料库Technical SpecificationsAudio SectionStereo Mode Continuous Average Power (FTC)65 Watts per channel, 20Hz20kHz, 0.07% THD, both channels driven into 8 ohmsFive-Channel Surround Modes Power Per In

2、dividual ChannelFront L&R channels:55 Watts per channel, 0.07% THD, 20Hz20kHz into 8 ohmsCenter channel:55 Watts, 0.07% THD, 20Hz20kHz into 8 ohmsSurround channels:55 Watts per channel, 0.07% THD, 20Hz20kHz into 8 ohmsInput Sensitivity/Impedance Linear (High Level)200mV/47kohmsSignal-to-Noise Ratio

3、(IHF-A)95dBSurround System Adjacent Channel Separation Analog Decoding 40dB (Pro Logic II, etc.) Dolby Digital (AC-3) 55dB DTS55dBFrequency Response 1W (+0dB, 3dB)10Hz100kHzHigh Instantaneous Current Capability (HCC)28 AmpsTransient Intermodulation Distortion (TIM)UnmeasurableRise Time16secSlew Rate

4、40V/secFM Tuner SectionFrequency Range87.5108MHzUsable SensitivityIHF 1.3 V/13.2dBfSignal-to-Noise RatioMono/Stereo: 70/65dB (DIN)DistortionMono/Stereo: 0.15/0.3%Stereo Separation35dB 1kHzSelectivity300kHz: 65dBImage Rejection80dBIF Rejection90dBAM Tuner SectionFrequency Range5221620kHzSignal-to-Noi

5、se Ratio45dBUsable SensitivityLoop: 500VDistortion1kHz, 50% Mod: 0.8%Selectivity9kHz: 30dBVideo SectionVideo FormatPAL/NTSCInput Level/Impedance1Vp-p/75 ohmsOutput Level/Impedance 1Vp-p/75 ohmsVideo Frequency Response10Hz8MHz (3dB)GeneralPower RequirementAC 220-240V/50HzPower Consumption72W idle, 58

6、0W maximum (2 channels driven)Dimensions (Max)Width 440mm Height 168mm Depth390mm Weight12.0 kgDepth measurement includes knobs, buttons and terminal connections.Height measurement includes feet and chassis.All features and specifications are subject to change without notice.Harman Kardon is a regis

7、tered trademark, and Power for the digital revolution is atrademark, of Harman International Industries, Inc.is a trademark of Harman International Industries,Inc.(Patent No.5,386,478).*Manufactured under license from Dolby Laboratories.“Dolby”,“Pro Logic” and the Double-D symbol are registeredtrade

8、marks of Dolby Laboratories. Confidential Unpublished Works. 19921999 Dolby Laboratories, Inc.All rights reserved.“DTS” and “DTS Digital Surround” are registered trademarks of Digital Theater Systems, Inc. UltraStereo is a registered trademark of UltraStereo Corp.VMAx is a trademark of Harman Intern

9、ational Industries, Inc., and is an implementation of Cooper Bauck Transaural Stereo under patent license.Logic 7 is a registered trademark of Lexicon, Inc.Crystal is a registered trademark of Cirrus Logic Corp.TMRadioFans.CN 收音机爱 好者资料库48TROUBLESHOOTING GUIDETROUBLESHOOTINGSYMPTOMCAUSESOLUTIONUnit d

10、oes not function when Main No AC Power Make certain AC power cord is plugged into a live outletPower Switch is pushed Check to see whether outlet is switch-controlledDisplay lights, but no sound Intermittent input connections Make certain that all input and speaker connections are secureor picture M

11、ute is on Press Mute button Volume control is down Turn up volume controlUnit turns on, but front-panel Display brightness is turned off Follow the instructions in the Display Brightness section display does not light upon page 30 so that the display is set to VFD FULLNo sound from any speaker; Ampl

12、ifier is in protection mode Check speaker wire connections for shorts at receiver and light around power switch is reddue to possible shortspeaker ends Amplifier is in protection mode Contact your local Harman Kardon service center, which you candue to internal problemslocate by visiting our Web sit

13、e at No sound from surround or Incorrect surround mode Select a mode other than Stereo or Dolby 3 Stereocenter speakers Input is monaural There is no surround information from mono sources Incorrect configuration Check speaker mode configuratioin Stereo or Mono program material The surround decoder

14、may not create center- or rear-channel information from nonencoded programsUnit does not respond to Weak batteries in remote Change remote batteriesremote commands Wrong device selected Press the AVR selector Remote sensor is obscured Make certain front-panel sensor is visible to remoteor connect re

15、mote sensorIntermittent buzzing in tuner Local interference Move unit or antenna away from computers, fluorescent lights, motors or other electrical appliancesLetters flash in the channel indicator Digital audio feed paused Resume play for DVDdisplay and digital audio stops Check that Digital Input

16、is selectedAMPLIFIER SECTION BIAS ADJUSTMENTCUP11517X (MAIN PCB)Measurement condition. No input signal or volume position is minimum.Standard value. Ideal current = 48mA ( 5%). Ideal DC Voltage = 21.12mV ( 5%)DC VOLTMETER.Connect to CN61, CN62, CN63, CN64, CN65NO.ChannelAdjust forAdjustment1Front Le

17、ft21.12mV (5%)VR61CN61VR612Front Right21.12mV (5%)21.12mV (5%)21.12mV (5%)21.12mV (5%)VR62CN62VR623CenterVR63CN63VR634Surround LeftVR64CN64VR645Surround RightVR65VR65CN65n Block DiagramSCFDACDATTDZFL1LOUT1+LOUT1-SCFDACDATTDZFR1ROUT1+ROUT1-SCFDACDATTDZFL2LOUT2+LOUT2-SCFDACDATTDZFR2ROUT2+ROUT2-SCFDACD

18、ATTDZFL3LOUT3+LOUT3-SCFDACDATTDZFR3ROUT3+ROUT3-AudioI/FControlRegisterAK4356MCLKLRCKBICKMCKOLRCKBICKXTIXTOControllerCSCCLKCDTILRCKBICKSDOUT1SDOUT2SDOUT3AC3SDTI1SDTI2SDTI3LOUT1-ROUT1+1LOUT1+442DZFL23DZFR14DZFL15CAD06CAD17PDN8BICK9MCLK10DVDD11ROUT1-43LOUT2+42LOUT2-41ROUT2+40ROUT2-39LOUT3+38LOUT3-37ROU

19、T3+36ROUT3-35AVSS34DVSS12SDTI113SDTI214SDTI315LRCK16SMUTE17CCLK18CDTI19CSN20DFS021CKS0223332313029282726252423AVDDVREFHDZFR2DZFL3DZFR3DZFEDIF2DIF1DIF0CKS2CKS1AK4356VQTop ViewD/A CONVERTER IC PIN ASSIGNMENT & BLOCK DIAGRAM PIN ASSIGNMENT (TOP VIEW)PIN/FUNCTIONNo.Pin NameI/OFunction1LOUT1-ODAC1 Lch Ne

20、gative Analog Output Pin2LOUT1+ODAC1 Lch Positive Analog Output Pin3DZFL2ODAC2 Lch Zero Input Detect Pin4DZFR1ODAC1 Rch Zero Input Detect Pin5DZFL1ODAC1 Lch Zero Input Detect Pin6CAD0IChip Address 0 Pin7CAD1IChip Address 1 Pin8PDNIPower-Down & Reset Pin When “L”, the AK4356 is powered-down and the c

21、ontrol registers are reset to default state. If the state of CAD0-1 changes, then the AK4356 must be reset by PDN.9BICKIAudio Serial Data Clock Pin10MCLKIMaster Clock Input Pin11DVDD-Digital Power Supply Pin, +4.75+5.25V12DVSS-Digital Ground Pin13SDTI1IDAC1 Audio Serial Data Input Pin14SDTI2IDAC2 Au

22、dio Serial Data Input Pin15SDTI3IDAC3 Audio Serial Data Input Pin16LRCKIAudio Input Channel Clock Pin17SMUTEISoft Mute Pin (Note) When this pin goes to “H”, soft mute cycle is initialized. When returning to “L”, the output mute releases.18CCLKIControl Data Clock Pin19CDTIIControl Data Input Pin20CSN

23、IChip Select Pin This pin should be held to “H” except for access.D/A CONVERTER IC PIN FUNCTION (AK4356VQ) : IC78No.Pin NameI/OFunction21DFS0IDouble Speed Sampling Mode 0 Pin (Note) “L”: Normal Speed, “H”: Double Speed at DFS1 bit = “0”.22CKS0IInput Clock Select 0 Pin (Note)23CKS1IInput Clock Select

24、 1 Pin (Note)24CKS2IInput Clock Select 2 Pin (Note)25DIF0IAudio Data Interface Format 0 Pin (Note)26DIF1IAudio Data Interface Format 1 Pin (Note)27DIF2IAudio Data Interface Format 2 Pin (Note)28DZFEIZero Input Detect Enable Pin (Note)29DZFR3ODAC3 Rch Zero Input Detect Pin30DZFL3ODAC3 Lch Zero Input

25、Detect Pin31DZFR2ODAC2 Rch Zero Input Detect Pin32VREFHIPositive Voltage Reference Input Pin, AVDD33AVDD-Analog Power Supply Pin34AVSS-Analog Ground Pin, +4.75+5.25V35ROUT3-ODAC3 Rch Negative Analog Output Pin36ROUT3+ODAC3 Rch Positive Analog Output Pin37LOUT3-ODAC3 Lch Negative Analog Output Pin38L

26、OUT3+ODAC3 Lch Positive Analog Output Pin39ROUT2-ODAC2 Rch Negative Analog Output Pin40ROUT2+ODAC2 Rch Positive Analog Output Pin41LOUT2-ODAC2 Lch Negative Analog Output Pin42LOUT2+ODAC2 Lch Positive Analog Output Pin43ROUT1-ODAC1 Rch Negative Analog Output Pin44ROUT1+ODAC1 Rch Positive Analog Outpu

27、t PinNote:SMUTE, DFS0, CKS0, CKS1, CKS2, DIF0, DIF1, DIF2, DZFE pins are ORed with serial control register. InputSelectorClockRecoveryClockGeneratorDAIFDecoderAC-3/MPEGDetectDEMP I/FAudioI/FXtalOscillatorPDNINT0P/S=”L”LRCKBICKSDTODAUXMCKO2XTOXTIRAVDDAVSSCDTICDTOCCLKCSNDVDDDVSSTVDDMCKO1IICRX0RX1RX2RX

28、3RX4RX5RX6RX7DITTX0Error &DetectSTATUSINT1Q-subcodebufferTX1B,C,U,VOUT8 to 3VINSerial Control ModeInputSelectorClockRecoveryClockGeneratorDAIFDecoderAC-3/MPEGDetectDEMAudioI/FXtalOscillatorPDNINT0P/S=”H”LRCKBICKSDTODAUXXTOXTIRAVDDAVSSCM1CM0OCKS1OCKS0DVDDDVSSTVDDIPS1RX0RX1RX2RX3IPS0DIF0DIF1DIF2DITTX0

29、Error &DetectSTATUSINT1TX1B,C,U,VOUT4 to 2VINMCKO2MCKO1Parallel Control Mode BLOCK DIAGRAM IPS0/RX4RX31AVSS482DIF0/RX53TEST24DIF1/RX65AVSS6DIF2/RX77IPS1/IIC8P/SN9XTL010XTL1AVSS47RX2464544AVSS43RX042AVSS41VCOM40R39AVDD38TVDD13NC14TX015TX116BOUT1718UOUT19VOUT20DVDD21DVSS22MCKO1233635343332313029282726

30、INT0OCKS0/CSN/CAD0OCKS1/CCLK/SCLCM1/CDTI/SDACM0/CDTO/CAD1PDNXTIXTODAUXMCKO2BICKAK4114VQTop ViewCOUTTEST1RX1INT137LRCK2411VIN1225SDTODIR IC PIN ASSIGNMENT & BLOCK DIAGRAM PIN ASSIGNMENT (TOP VIEW) PIN/FUNCTION No. Pin Name I/O Function IPS0 I Input Channel Select 0 Pin in Parallel Mode 1 RX4 I Receiv

31、er Channel 4 Pin in Serial Mode (Internal biased pin) 2 NC(AVSS) I No Connect No internal bonding. This pin should be connected to AVSS. DIF0 I Audio Data Interface Format 0 Pin in Parallel Mode 3 RX5 I Receiver Channel 5 Pin in Serial Mode (Internal biased pin) 4 TEST2 I TEST 2 pin This pin should

32、be connect to AVSS. DIF1 I Audio Data Interface Format 1 Pin in Parallel Mode 5 RX6 I Receiver Channel 6 Pin in Serial Mode (Internal biased pin) 6 NC(AVSS) I No Connect No internal bonding. This pin should be connected to AVSS. DIF2 I Audio Data Interface Format 2 Pin in Parallel Mode 7 RX7 I Recei

33、ver Channel 7 Pin in Serial Mode (Internal biased pin) IPS1 I Input Channel Select 1 Pin in Parallel Mode 8 IIC I IIC Select Pin in Serial Mode. “L”: 4-wire Serial, “H”: IIC 9 P/SN I Parallel/Serial Select Pin “L”: Serial Mode, “H”: Parallel Mode 10 XTL0 I Xtal Frequency Select 0 Pin 11 XTL1 I Xtal

34、Frequency Select 1 Pin 12 VIN I V-bit Input Pin for Transmitter Output 13 TVDD I Input Buffer Power Supply Pin, 3.3V or 5V 14 NC I No Connect No internal bonding. This pin should be open or connected to DVSS. 15 TX0 O Transmit Channel (Through Data) Output 0 Pin 16 TX1 O When TX bit = “0”, Transmit

35、Channel (Through Data) Output 1 Pin. When TX bit = “1”, Transmit Channel (DAUX Data) Output Pin (Default). 17 BOUT O Block-Start Output Pin for Receiver Input “H” during first 40 flames. 18 COUT O C-bit Output Pin for Receiver Input 19 UOUT O U-bit Output Pin for Receiver Input 20 VOUT O V-bit Outpu

36、t Pin for Receiver Input 21 DVDD I Digital Power Supply Pin, 3.3V 22 DVSS I Digital Ground Pin 23 MCKO1 O Master Clock Output 1 Pin 24 LRCK I/O Channel Clock Pin 25 SDTO O Audio Serial Data Output Pin 26 BICK I/O Audio Serial Data Clock Pin 27 MCKO2 O Master Clock Output 2 Pin 28 DAUX I Auxiliary Au

37、dio Data Input Pin 29 XTO O Xtal Output Pin 30 XTI I Xtal Input Pin DIR IC PIN FUNCTION (AK4114VQ) : IC75 PIN/FUNCTION (Continued)No.Pin NameI/OFunction31PDNIPower-Down Mode PinWhen “L”, the AK4114 is powered-down and reset.CM0IMaster Clock Operation Mode 0 Pin in Parallel ModeCDTOOControl Data Outp

38、ut Pin in Serial Mode, IIC= “L”.32CAD1IChip Address 1 Pin in Serial Mode, IIC= “H”.CM1IMaster Clock Operation Mode 1 Pin in Parallel ModeCDTIIControl Data Input Pin in Serial Mode, IIC= “L”.33SDAI/OControl Data Pin in Serial Mode, IIC= “H”.OCKS1IOutput Clock Select 1 Pin in Parallel ModeCCLKIControl

39、 Data Clock Pin in Serial Mode, IIC= “L”34SCLIControl Data Clock Pin in Serial Mode, IIC= “H”OCKS0IOutput Clock Select 0 Pin in Parallel ModeCSNIChip Select Pin in Serial Mode, IIC=”L”.35CAD0IChip Address 0 Pin in Serial Mode, IIC= “H”.36INT0OInterrupt 0 Pin37INT1OInterrupt 1 Pin38AVDDIAnalog Power

40、Supply Pin, 3.3V39R-External Resistor Pin18k +/-1% resistor should be connected to AVSS externally.40VCOM-Common Voltage Output Pin0.47F capacitor should be connected to AVSS externally.41AVSSIAnalog Ground Pin42RX0IReceiver Channel 0 Pin (Internal biased pin)This channel is default in serial mode.4

41、3NC(AVSS)INo ConnectNo internal bonding. This pin should be connected to AVSS.44RX1IReceiver Channel 1 Pin (Internal biased pin)45TEST1ITEST 1 pin.This pin should be connected to AVSS.46RX2IReceiver Channel 2 Pin (Internal biased pin)47NC(AVSS)INo ConnectNo internal bonding. This pin should be conne

42、cted to AVSS.48RX3IReceiver Channel 3 Pin (Internal biased pin)Note 1. All input pins except internal biased pins should not be left floating.PIN ASSIGNMENT (74HCU04AFN : IC71,72 )LOGIC SYMBOLTRUTH TABLE12345671A1Y2A2Y3A3YGND6A6Y5A5Y4A4YVcc141312111098ALHYHL 1A(1)(3)(5)(9)(11)(13)2A3A4A5A6A1Y2Y3Y4Y5

43、Y6Y(2)(4)(6)(8)(10)(12) 2000 Fairchild Semiconductor CorporationDSAugust 1984Revised January 2000MM74HC4066 Quad Analog SwitchQuad Analog Switch (74HC4066D) : IC42General DescriptionThe MM74HC4066 devices are digitally controlled analogswitches utilizing advanced silicon-gate CMOS technology.These s

44、witches have low “ON” resistance and low “OFF”leakages. They are bidirectional switches, thus any analoginput may be used as an output and visa-versa. Also theMM74HC4066 switches contain linearization circuitrywhich lowers the “ON” resistance and increases switch lin-earity. The MM74HC4066 devices a

45、llow control of up to12V (peak) analog signals with digital control signals of thesame range. Each switch has its own control input whichdisables each switch when LOW. All analog inputs and out-puts and digital inputs are protected from electrostaticdamage by diodes to VCC and ground.FeaturesI Typic

46、al switch enable time: 15 nsI Wide analog input voltage range: 012VI Low “ON” resistance: 30 typ. (MM74HC4066)I Low quiescent current: 80 A maximum (74HC)I Matched switch characteristicsI Individual switch controls Ordering Code:Devices also available in Tape and Reel. Specify by appending the suffi

47、x letter “X” to the ordering code.Schematic DiagramConnection DiagramTop ViewTruth TableOrder NumberPackage NumberPackage DescriptionMM74HC4066MM14A14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-120, 0.150” NarrowMM74HC4066SJM14D14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wid

48、eMM74HC4066MTCMTC1414-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm WideMM74HC4066NN14A14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300” WideInputSwitchCTLI/OO/IL“OFF”H“ON” ModulatorMCLKAINLLRCKSCLKSDTODIFVCOMClock DividerAINRAGNDVADecimationFilterSerial I/OInte

49、rfaceVoltage ReferenceTTLDGNDVDTSTModulatorDecimationFilterPDNA/D CONVERTER IC (AK5380VT) : IC77 1AINRAINLVCOMNCAGNDVAVDDGNDTopView2345678TSTTTLPDNDIFSCLKMCLKLRCKSDTO161514131211109 PIN ASSIGNMENT (TOP VIEW)A/D CONVERTER IC PINouts (AK5380VT) : IC77 PIN/FUNCTIONNo.Pin NameI/ODescription1AINRIRch Ana

50、log Input Pin2AINLILch Analog Input Pin3NC-NC PinNo internal bonding.4VCOMOCommon Voltage Output PinNormally connected to AGND with a 0.1F ceramic capacitor in parallel with anelectrolytic capacitor less than 2.2F.5AGND-Analog Ground Pin, 0V6VA-Analog Power Supply Pin, +4.5+5.5V7VD-Digital Power Sup