Kenwood-DPFK6010V-cd-sm 维修电路原理图.pdf

上传人:cc518 文档编号:156333 上传时间:2024-07-22 格式:PDF 页数:24 大小:2.76MB
下载 相关 举报
Kenwood-DPFK6010V-cd-sm 维修电路原理图.pdf_第1页
第1页 / 共24页
Kenwood-DPFK6010V-cd-sm 维修电路原理图.pdf_第2页
第2页 / 共24页
Kenwood-DPFK6010V-cd-sm 维修电路原理图.pdf_第3页
第3页 / 共24页
亲,该文档总共24页,到这儿已超出免费预览范围,如果喜欢就下载吧!
资源描述

《Kenwood-DPFK6010V-cd-sm 维修电路原理图.pdf》由会员分享,可在线阅读,更多相关《Kenwood-DPFK6010V-cd-sm 维修电路原理图.pdf(24页珍藏版)》请在收音机爱好者资料库上搜索。

1、In compliance with Federal Regulations, following are reproduc-tions of labels on, or inside the product relating to laser productsafety.KENWOOD-Corp. certifies this equipment conforms to DHHSRegulations No. 21 CFR 1040. 10, Chapter 1, Subchapter J.DANGER : Laser radiation when open and interlock de

2、feated. AVOID DIRECT EXPOSURE TO BEAM.MULTIPLE VIDEO CD PLAYERDPF-K6010VSERVICE MANUAL 1998-8/B51-5471-00 (K/K) 399iI07348PALNTSCLR11S -VIDEO22VARIABLEAUDIO OUTPUTVIDEO OUTPUTPanel *(A60-)Knob(K29-7354-14)Knob (K29-7352-03)Panel (CD)(A29-1016-02)Phone jack(E11-0224-05)Phono jack(E63-0120-05)Cylindri

3、cal receptacle(E56-0014-05)Power cord bushing(J42-0083-05)AC power cord *(E30-)Slide switch(S31-2132-05)Phono jack(E63-0128-05)Knob (K29-7351-03)Knob(K29-7353-02)Front glass(B10-3403-03)Knob(K27-2178-04)KENWOOD badge(B43-0302-04)* Refer to parts list on page 25. Refer to page 12 between Adjustment a

4、nd Pcboard if you want to know CD mechanismexploded View.DPF-K6010V(K) COVER1,1( 98.12.10 10:54 yW 2RadioFans.CN 收音机爱 好者资料库Audio (E30-0505-05)(E30-1427-05)(E03-0115-05)(A70-1226-05) : RC-P0610Battery cover (A09-1104-08)cord . (1)Remote control unit .(1)Batteries (R03/AAA) .(2)Video cord . (1)AC plug

5、 adaptor . (1)Use to adapt the plug on the power cord to the shape of the wall outlet.(Accessory only for regions where use is necessary.)VOLUMEREMOTE CONTROL UNIT RC-P0610DISCKEYCONTROL1230SLOW87RETURNESURROUNDECHO+-GAMEZOOM1AUDIOMODE234567890+10PBCDISPLAYRESUMETIMEP.MODEDIGESTMEMORYREPEATCLEARA-BR

6、EPEAT4/PREV.NEXT/13/ SELECTRANDOMiIDPF-K6010V2CONTENTS / ACCESSORIES / CAUTIONSCONTENTS / ACCESSORIES / CAUTIONS.2DISASSEMBLY FOR REPAIR.3BLOCK DIAGRAM.4CIRCUIT DESCRIPTION.5ADJUSTMENT. 10EXPLODED VIEW .12PC BOARD .13SCHEMATIC DIAGRAM.17EXPLODED VIEW .24PARTS LIST.25SPECIFICATIONS .Back coverContent

7、sAccessoriesBefore transporting or moving this unit, carry out the followingoperations.1. Turn the unit ON but do not load a disc.2. Wait a few seconds and verify that the display shown appears.3. Wait until “no disc” is displayed and turn off the unit.Note related to transportation and move-mentnnO

8、d I S C:Operation to resetThe microcomputer may malfunction (impossibility to operate,erroneous display, etc.) when the connection cords are un-plugged while the unit is ON or due to an external factor. In thiscase, execute the following method to reset the microcomputerand return it to normal condi

9、tion.?Please be aware that resetting the unit will erase all stored informa-tion and return it to the factory settings.Set the POWER switch to OFF, and after several seconds,set the POWER switch back to ON.CautionsDPF-K6010V(K) COVER1,1( 98.12.10 10:54 yW 3RadioFans.CN 收音机爱 好者资料库DPF-K6010V3DISASSEMB

10、LY FOR REPAIRREARSIDEFrictionArmHow to open the tray if not comes out.(1) From the rear side of the CD mechanism, use a screw driver or the like to turn the friction arm fully counterclockwise.(2) Pull out the tray front wards by hand when the tray comes just out.* As for details of items in the bel

11、ow, refer to RXD-F3 service manual (B51-5091-00).(1) How to detach the tray.(2) How to attach the tray.(3) Replacing the pickup.DPF-K6010V(K) COVER1,1( 98.12.10 10:54 yW 6(CDM-27)(D40-1562-15)(X25- )DPF-K6010VPD1PD2EFLDFEOTAOSLORFFEITEOVR1F. BMDPRFC4MSQCKDATAXTAIVR2TE-BTRACKINGCOILFOCUSCOILVR3T. GTE

12、IDATALRCKLRCKBCKBCKYUV7YUV0A INMIC1/2A OUTNTSCPALLchRchRMR/RMF/BRKMYC+9.5VFA BD CELDSWIC1 CXA1782BQRF/SERVODRIVERFOCUS COILIC3 (1/6)TRACKING COILDRIVERIC3 (2/6)FEED MOTORDRIVERIC3 (3/6)DISC MOTORDRIVERIC3 (4/6)ROTARY TRAYDRIVERLOADING MOTORDRIVERDSPIC2 CXD2500BQMMMMPICKUPQ2,3LDBA6198SIC3 (5/6)IC3 (6

13、/6)M3 LOADING MOTORM4 ROTARY MOTORM1 DISC MOTORM2 FEED MOTORIC11 ES3210FFL DRIVERu-COMCONTROL/MPEG/IC12 ES3209FVIDEOENCODERAUDIOD.A.CIC8Q31VIDEOAMPQ32,33AMPVIDEOS1S OUTVIDEOOUTJ3J2L.P.FIC9 (1/2)L.P.FIC9 (2/2)MUTEJ1OUTAUDIOMICAMPIC1J1J2MIC1MIC2HM5142604M DRAMIC134M ROMIC14LOGICPROGRAMMEDIC16DIVIDERSE

14、NSORREMOTECONTROLA1I/O EXPANDER74HC166IC17FL DISPLAY6-BT-267GKFL DRIVERuPD16311IC2KEY MATRIX+3.3VAVRIC15SL SWLD SWUP/DOWN SWUNLD SWPS SWST SW+5.0VAVRQ14+6.5VAVRIC524.0VAVRQ13D38D36D3712.7VACF1,2TRANSFORMERAC INDPF-K6010V4BLOCK DIAGRAMDPF-K6010V(K) COVER1,1( 98.12.10 10:54 yW 7DPF-K6010VNo.NameI/ODes

15、cription1VDDVoltage supply for 3.3V.2RASODRAM row address strobe (active low).3DWEODRAM write enable (active low).412MA0MA8ODRAM multiplexed row and column address bus.1328DBUS0DBUS15I/ODRAM data bus.29RESETISystem reset (active low).30VSSGround.31VDDVoltage supply for 3.3V.3239YUV0YUV7OY is luminan

16、ce, UV are chrominance data bus for screenVideo interface. YUV (07) for 8 bit YUV mode.40VSYNCI/OVertical sync for screen video interface, programmable for rising or falling edge.41HSYNCI/OHorizontal sync for screen video interface, programmable for rising or falling edge.42CPUCLKIRISC and system cl

17、ock input.CPUCLK is used only if SEL PLL 1 : 0 = 00.43PCLK2XI/OPixel clock ; two times the actual pixel clock for screen video interface.44PCLKI/OPixel clock qualifier in for screen video interface.45(GFS) AUX0I/OGFS input from IC2 (CXD2500BQ).46(SQSO) AUX1I/OInputs 80 bit Sub Q and 16 bit PCM peak-

18、level data.47(VFD D) AUX2I/OAuxiliary control pins.48(MUTE) AUX3I/OH for muting, L for release.49(IRQ) AUX4I/OAuxiliary control pins.50VSSGround.51VDDVoltage supply for 3.3V.52VFD LI/OAuxiliary control pins.53STBI/OAuxiliary control pins.54VFD CKI/OAuxiliary control pins.5562LD0LD7I/ORISC interface

19、data bus.63LWRORISC interface write enable (active low).64LOEORISC interface output enable (active low).6567LCS (3, 1, 0)ORISC interface chip select (active low).6879LA0LA11ORISC interface address bus.80VSSGround.81VPPDigital supply voltage for 5V.8287LA12LA17ORISC interface address bus.88ACLKI/OMas

20、ter clock for external audio DAC (8.192MHz, 11.2896MHz, 12.288MHz, 16.9344MHz, and 18.432MHz).ODual-purpose pin. AOUT is the audio interface serial data outputPins SEL PLL 1 : 0 select phase-lock loop (PLL) clock frequency CPUCLK for theES3210 :00 = bypass PLL.89AOUT/SEL PLL0I01 = 54MHz PLL.10 = 67.

21、5MHz PLL.11 = 81MHz PLL.90ATCLKI/OAudio transmit bit clock.ODual-purpose pin. ATFS is the audio interface transmit frame sync.91ATFS/SEL PLL1IPins SEL PLL 1 : 0 select phase-lock loop (PLL) clock frequency CPUCLK for theES3210. See the SEL PLL0 pin above for the settings.92DOEODRAM output enable (ac

22、tive low).93AINIAudio interface serial data input.94ARCLKIAudio receive bit clock.95ARFSIAudio interface receive frame sync.96TD MCLKITDM interface serial clock.97TD MDRITDM interface serial data receive.98TD MFSITDM interface frame sync.99CASODRAM column address strobe bank 0 (active low).100VSSGro

23、und.5CIRCUIT DESCRIPTION1. MPEG Microprocessor : IC11 (E3210F)Pin descriptionDPF-K6010V(K) COVER1,1( 98.12.10 10:54 yW 10DPF-K6010VNo.NameI/ODescription1, 2VSSGround.3NCNo used.4, 5VCCVoltage supply, 5V.6DISC CIClock for programming to access internal registers.7AUX0 (CLOCK)OOutputs serial data tran

24、sfer clock to IC2 (D.S.P).8DSC D0I/OData for programming to access internal registers.9AUX1 (FOK)OFocus OK output. Used for SENS output and servo auto sequencer.10DISC SIStrobe for programming to access internal registers.11AUX2 (RMR)OLoading motor forward direction output.12DCLK/EXT CLKODual-purpos

25、e pin. DCLK is the MPEG decoder clock.IEXT CLK is the external clock. EXT CLK input during bypass PLL mode.13RSTIVideo reset (active low).14AUX7 (RML)OLoading motor reverse direction output.15MUTEONo used.16VCCVoltage supply, 5V.17MCLKNo used.18AUX8 (LMR)OLoad motor opposite direction (taking out) o

26、utput.19TWS/SPLL OUTNo used.20AUX9 (LMF)OLoad motor positive direction (dragging) output.21, 22TSD/TBCKNo used.ODual purpose pin. RWS is the receive audio frame sync.Pins SEL PLL 1 : 0 select the PLL clock frequency for DCLK output.SEL PLL1SEL PLL0DCLK23RWS/SEL PLL1I00Bypass PLL (Input Mode)0127MHz

27、(Output Mode)1032.4MHz (Output Mode)1140.5MHz (Output Mode)24RST OUTOReset output (active low).2531VSSGround.32VCCVoltage supply, 5V.33RSD/SEL PLL0ODual purpose pin. RSD is the receive audio data input.ISEL PLL0 is the select PLL. See the table for pin no. 23.34AUX10 (LDON)OLaser ON/OFF control.35AU

28、X11 (BRKM)ORotary motor deceleration output.36AUX12 (A18)OAddress output to IC14 (4M DRAM).ODual purpose pin. RBCK is the receive audio bit clock.37RBCK/SER INSER IN is serial input DSC mode.I0 = Parallel DSC mode.1 = Serial DSC mode.38AUX13 (166L)OIC17 (TC74HC166AF), Shift/Load.39AUX14 (166CK)OIC17

29、 (TC74HC166AF), clock.40AUX15 (R MUTE)ODigital mute control terminal.41VSSAAnalog ground.42VREF MIDAC and ADC minimum reference. Bypass to VCMR with 10uF in parallel with 0.1uF.43VREF PIDAC and ADC minimum reference. Bypass to VCMR with 10uF in parallel with 0.1uF.44, 45VCCAAnalog VCC, 5V.46, 47AOR/

30、AOLNo used.2. VIDEO DAC : IC12 (ES3209F)Pin description6CIRCUIT DESCRIPTIONDPF-K6010V(K) COVER1,1( 98.12.10 10:54 yW 11DPF-K6010VNo.NameI/ODescription48, 49MIC1/MIC2IMicrophone (1, 2) input.50, 51VSSAAnalog ground.52VREFIInternal resistor divider generates Common Mode Reference (CMR) voltage. Bypass

31、 to analog ground with 0.1 uF.53VCMIADC Common Mode Reference (CMR) buffer output. CMR is approximately 2.25V. Bypass to analog ground with 47 uF electrolytic in parallel with 0.1 uF.54RSETIFull scale DAC current adjustment.55COMPICom pen station pin.56, 57VSSAVAnalog ground.58CDACOModulated chromin

32、ance output.59VCCAVAnalog VCC, 5V.60VCCAVNo used.61YDACOY luminance data bus for screen video port.62, 63VSSAVAnalog ground.64VDACOComposite video output.65NCNo used.66VCCVoltage supply, 5V.67AUX6 (XLAT)OLatches serial data output to IC2 (CXD2500BQ).68AUX5 (DATA)OOutputs serial data to IC2 (CXD2500B

33、Q).69AUX4 (NT/PAL)ONTSC/PAL video control.70AUX3 (SENS)ISENS input from IC2 (CXD2500BQ).71XOUTOCrystal output.72VSSGround.73VCCVoltage supply, 5V.74XINI27MHz crystal input.7577VSSGround.78VCCVoltage supply, 5V.79PCLKI/O13.5MHz pixel clock.80PCLK2XI/O27MHz (2 times pixel clock).81DSC D7I/OData for pr

34、ogramming to access internal registers.82HSYNCOHorizontal sync (active low).83DSC D6I/OData for programming to access internal registers.84VSYNCOVertical sync (active low).85DSC D5I/OData for programming to access internal registers.8689YUV7YUV4IYUV data bus for screen video port.90VCCVoltage supply

35、, 5V.91VSSGround.92YUV3IYUV data bus for screen video port.93DSC D4I/OData for programming to access internal registers.94YUV2IYUV data bus for screen video port.95DSC D3I/OData for programming to access internal registers.96YUV1IYUV data bus for screen video port.97DSC D2I/OData for programming to

36、access internal registers.98YUV0IYUV data bus for screen video port.99DSC D1I/OData for programming to access internal registers.100VSSGround.7CIRCUIT DESCRIPTIONDPF-K6010V(K) COVER1,1( 98.12.10 10:54 yW 14DPF-K6010VYUV(07)Misc.ControllerPCLKAUX(07)DOEDBUS(015)DA(08)DRAMDecoderProcessor64x32 ROMSeri

37、al AudiointerfaceTDMATCLKLCS(0,1)LD(07)LA(017)RASProcessorDRAMInterfaceHuffmaninterfaceDWE2Kx32 ROMLWRLCS3,CASRlSCLOEAUX512x32 SRAMMPEGACLKScreenProcessorAINAOUTSerialAudioDisplayPCLK2XSRAM32x32interfaceATFSARFSInterfaceVSYNCHSYNCVideo OutputARCLKOn ScreenRegistersSEL PLL(1,0)CPUCLKDisplayTDMDRTOMCL

38、KTDMInterfaceRESETTDMFSDRAM DMAVideo CD Companion Chip256Kx16NTSC/PALAudioMicrophonePanelControl/RemoteInterfaceKeypadEchoTDMCD ROMES3210DRAMSpeakersAudioDRAMDACTelevisionEncoderVideo :ROMVFDVFDDriverES3209SpeakersAudio DACRemoteReceiverNTSC/PAL VideoDSCES3210CD-ROMTelevisionPLLDriveROM3D/Echo/Surro

39、undPre-ampVolume ControlMic 1Pre-ampPanelDRAMVolume ControlMic 28CIRCUIT DESCRIPTION3. ES3210 Video CD PC Block Diagram4. ES3210 Video CD Processor Chip System Block Diagram5. ES3209 Video CD Companion Chip System Block DiagramDPF-K6010V(K) COVER1,1( 98.12.10 10:54 yW 13DPF-K6010Vby anyInterpolateYU

40、VPrevious frame or OSD dataRemove noiseamountVertical scale upimage qualityImproveNoiseDRAMReductionVerticalDe-blockingFrame(Luma)InterpolateFilterBufferOSDHardwarePixel UnitMPEG CoreMPEG CorePixel UnitColorHorizontal scale upYUV 4:2:2Generateconversionby up to 4 timesvertical onlyInterlaced fieldsO

41、utputVideoRGBHorizontalUV VerticalInterlacingBusInterpolateFilter9StepKey nameDisplayDescription1SELECT 3 2 01(1) Focus servo.ONTE-B adjustment(2) Tracking servo.OFF(3) Feed servo.OFF2 02(1) Focus servo.ONF-GAIN/T-GAIN FE-B adjustment(2) Tracking servo.ON(3) Feed servo.ON2DISPLAYDisplay(FL, LED) goe

42、s on. Display goes off.3RETURN 7 OPENCancel the test mode.8. Test mode8-1. Setting the test modeThe microprocessor built in the unit can be put to TEST MODE by just pressing the DISC 3 key when set to power on.Press the DISPALY key.8-2. Key vs Function in test modeCIRCUIT DESCRIPTION6. Video Post-pr

43、ocessingKS9 (23)KS8(22)KS7 (21)KS6 (20)KS5 (19)KS4 (18)KS3 (17)KS2 (16)KS1 (15)KEY1 (10)DISC1OPEN/CLOSESTOPPLAY+100KEY2 (11)DISC2DISC SKIPREPEATPAUSEI369KEY3 (12)DISC3DISPLAYPREV.NEXTAUDIO MODE258KEY4 (13)PBCDIGESTRESUMESURROUND#1477. Key matrix( ) : IC2, IC portDPF-K6010V(K) COVER1,1( 98.12.10 10:5

44、4 yW 16DPF-K6010V10ADJUSTMENTFIG.VC+_L.P.F.+L.P.F.VTVMVTVM12345671.2 kHz50 mVrms(a)No.ITEMINPUTSETTINGSOUTPUTSETTINGSALIGNMENTPOINTSALIGN FORPLAYER SETTINGS1LASERPOWERApply the sensorsection of opticalpower meter on thepickup lens.On the power from 0.05 to0.15 mW, when the dif-fraction grating is co

45、rrect-ly aligned with the RFlevel of 0.8 Vp-p or more.While pressing the DISC 3key, turn the AC ON. Pressthe DISPLAY key, and thenpress the SELECT 3 key.confirm that the display is 2 01.(a) Laser powerPickup3FOCUSERRORBIASTest discType 4Connect an oscillo-scope as follows.CH1 : RF (CN2 PIN1)CH2 : TE

46、1 (CN2 PIN6)FE BIASVR1Optimum eye patternPress the SELECT key(3),then confirm that the displayis 2 02.(b)or(d)Note:Type 4 disc : SONY YEDS-18 Test Disc or equivalent.LPF: Around 47 k + 390 pF or so.Step 14 are in Test Mode.0.050.15 mWOptical power meterc2TRACKINGERRORBALANCETest discType 4Connect an

47、 oscillo-scope as follows.CH1 : RF (CN2 PIN1)CH2 : TE1 (CN2 PIN6)TE BALANCEVR2Symmetry between upperand lower patternsDC=025mVPress the SELECT key(3),then confirm that the displayis2 01.CN2(e) Tracking gain(e)4TRACKINGGAINTest discType 4Apply signal of 1.2kHz, 50mVrms toCN2 pin 5-6.Connect a LPF toC

48、N2 pin 5-6 towhich you connectan oscilloscope orAC voltmeters.TRACKINGGAINVR3Two VTVMs should readthe same value.Press the SELECT key(3),then confirm that the displayis 2 02.DPF-K6010V(K) COVER1,1( 98.12.10 10:54 yW 17DPF-K6010V11ADJUSTMENTRF signal and TE signal in test mode (PLAY).RF signal and TE

49、 signal in test mode (Focusingservo ON / Tracking servo OFF). (Disc Type 4)Adjust TE signal so that the waveform is sym-metrical in relation to VC. (TE BALANCE)RF signal in test mode (PLAY).Perform the tangential and focusing offset arefocused into one point on the display. The cross-ing points abov

50、e and below the center shall alsobe looked clearly.(FE BALANCE)VC : 2.5 VVC : 2.5 VFIG. (b)CH1RF signalVC : 2.5 VVC : 2.5 VCH1 RF signalFIG. (c)CH2TE1 signalRF signalCH2TE1 signalFIG. (d)DPF-K6010V(K) COVER1,1( 98.12.10 10:55 yW 18DPF-K6010VEXPLODED VIEW (CD MECHANISM)147142142144153153142142153CDM-

展开阅读全文
相关资源
猜你喜欢
相关搜索
资源标签

当前位置:首页 > CD/VCD/DVD/MD/DAC > Kenwood

copyright@ 2008-2025 收音机爱好者资料库 版权所有
备案编号:鄂ICP备16009402-5号