Hitachi-DVP345E-cd-sm 维修电路原理图.pdf

《Hitachi-DVP345E-cd-sm 维修电路原理图.pdf》由会员分享，可在线阅读，更多相关《Hitachi-DVP345E-cd-sm 维修电路原理图.pdf（32页珍藏版）》请在收音机爱好者资料库上搜索。

1、CAUTION:Before servicing this chassis, it is important that the service technician read the “Safety Precautions” and “Product Safety Notices” in this service manual.ATTENTION:Avant deffectuer lentretien du chassis, le technicien doit lire les Prcautions de scurit et les Notices de scurit du produit

2、prsents dans le prsent manuel.VORSICHT:Vor ffnen des Gehuses hat der Service-Ingenieur die Sicherheitshinweise“ und Hinweise zur Produktsicherheit“ in diesem Wartungshandbuch zu lesen.SERVICE MANUALMANUEL DENTRETIENWARTUNGSHANDBUCHData contained within this Service manual is subject to alteration fo

3、r improvement.Les donnes fournies dans le prsent manuel dentretien peuvent faire lobjet de modifications en vue de perfectionner le produit.Die in diesem Wartungshandbuchenthaltenen Spezifikationen knnen sich zwecks Verbesserungen ndern.SPECIFICATIONS AND PARTS ARE SUBJECT TO CHANGE FOR IMPROVEMENTD

4、igital Versatile DiskAugust 2004No. 9403DV-P345UKDV-P345ERadioFans.CN 收音机爱 好者资料库 21. GENERAL DESCRIPTION 1.1 ZR36768 The ZR36768 Disc Loader Controller and Decoder Device can control disc loaders and read bitstreams using the following media: DVD-ROM, DVDRW, CD-DA, CD-ROM, CD-R and CD-R/W discs. The

5、 device can decode bitstreams and process navigation data of the following formats: DVD-Video, DVD-Audio, CD-DA, VCD (Video-CD), SVCD (Super Video-CD) and MP3. The features of this chip can be listed as follows: Disc loader control and bitstream processing 8 analog inputs (low frequency) for servo e

6、rrors and RF signals envelope monitoring 11 actuators drive or control outputs. Two analog outputs through 11 bits DACs (e.g. for the tracking and focus coils), and 9 PWM outputs divided into two type groups: High frequency, “uniform” type PWMs (e.g. for the spindle and sled motor drives), and lower

7、 frequency “regular” type PWMs, which can be used e.g. for programmed tray motion or RF amplifier parameter setting. Processing of spindle and sled position read-back devices All servo loop closure, closed loop control and error handling. Bitstream extraction using AGC, bit clock frequency detection

8、 and phase lock loop, adaptive threshold calculations, Viterbi bit decision, defect detection, frame sync detection and EFM/P conversion. CD sub-code extraction and processing. CD ECC for all CD types. CD EDC for Mode 1 discs DVD ECC and EDC. Track buffer and re-try management Decoding Single chip s

9、olution for playback of DVD-Video, DVD-Audio Video-CD, Super Video-CD, CD-DA, and MP3 from CD-ROM, CD-R or CD-R/W. Decoding and display of high resolution MPEG 1 and MPEG 2 still image sequences (including ASVs from DVD-Audio but without the transition effects). Decoding of Dolby AC-3, DTS or MLP mu

10、lti-channel audio. Decoding of MPEG 1 or MPEG 2 layer II mono, stereo, or multi-channel audio. Decoding of MPEG 1 or MPEG 2 Layer 3 (MP3) mono and stereo audio. PCM and LPCM audio playback from DVD-Video, DVD-Audio, Video-CD and CD-DA. Decoding and playback of sub-picture (including Highlight), and

11、closed captions (“line 21”) data from DVD-Video discs. Interlaced digital and analog video output or progressive analog video output. NTSC and PAL standards. PAL playback of NTSC discs and NTSC playback of PAL discs. Special modes support like pause, slow motion, fast forward and reverse. Post Proce

12、ssing Audio down mixing, sample rate conversion, Dolbys pro-logic and 3D enhancement. Karaoke mixing of decoded audio and two channels of input audio. On-chip OSD engine with 32 color (24-bit YUV) palette, up to 8 levels of transparency; and capability of blinking regions and vertical scrolling. On-

13、screen and off-screen OSD memory regions for animation support. 1/4 pixel and 1/4 line pan&scan Horizontal and vertical up- and down-scaling with polyphase two-tap vertical and horizontal interpolation. RadioFans.CN 收音机爱 好者资料库 3 Letterbox and Pan-scan display aspect ratio conversion (16:9 to 4:3) Au

14、tomatic frame rate conversion (e.g., 3/2 pull down) and format conversion (16:9, 4:3, 1:1). EIA-608 compatible modulation of line 21 (NTSC) or line 22 (PAL) closed captions data over the video output. Edge adaptive, two fields, de-interlacing generating a progressive analog video output. Interfaces

15、8-bit YUV 4:2:2 digital interlaced video output. Composite, Y/C, YUV or RGB interlaced analog video output or component progressive analog video output (using 10 bits on-chip DACs) Internally generated video sync signals and internally generated audio port clock signals. 6/18/20/24-bit I2S or EIAJ s

16、erial audio outputs. 16 bit I2S EIAJ serial audio input 2 to 8 channels audio output. 2 channels audio input S/PDIF output for compressed audio (including DTS) or reconstructed audio (according to IEC 958 and its extensions). Single 64-Mbit, single 16-Mbits and dual 16 Mbits SDRAMs (16 bits data) Di

17、rect interface (through RF and servo amplifiers) to several types of disc loaders. SW controlled GPIO to interface to IR remote control receiver, front panel concentrator, audio DACs and ADC, etc., e.g. using I2C, SPI and other protocols. 3 line serial general purpose slave interface (SSC) 2 UART in

18、terfaces for CPU SW debug JTAG interfaces for CPU, ADP and DSP SW debug Physical Features Dual supply: 1.8V for the core and PLL, and 3.3V for the I/O and DACs. 208 pin, PQFP package. TTL I/O levels. 5V tolerance on many inputs. Single 27MHz crystal/clock input. 5 layer metal, 0.18 micron technology

19、. Less than 1.6 W power consumption during operation. Several power-down modes 1.2 MEMORY 1.2.1 SDRAM Memory Interface The ZR36768 provides 16-bit interface to DRAM memory devices used as OSD, MPEG stream and video buffer memory for a DVD player. The maximum amount of memory supported is 8 MB of Syn

20、chronous DRAM (SDRAM). The memory interface is configurable in depth to support 64-Mb addressing. 1.3 DRIVE INTERFACES The ZR36768 supports direct interface (through RF and servo amplifiers) to several types of disc loaders. 1.4 FRONT PANEL The front panel is based around a Futaba VFD and a Princeto

21、n front panel controller chip, (PT6311). The ZR36768 controls the PT16311 using several control signals, (clock, data, chip select). The infrared remote control signal is passed directly to the ZR36768 for decoding. Downloaded Free from http:/www.free-service- 41.5 REAR PANEL A typical rear panel su

22、pports: - Six channel or two channel audio outputs - Optical and coax S/PDIF outputs. - Composite, S-Video, and SCART outputs Outputs provided by ZR36768 are Composite, Y/C, YUV or RGB interlaced analog video output or component progressive analog video output (using 10 bits on-chip DACs). DVD6110 r

23、ear panel has Composite and S-video otputs on it. ZR36768 provides 2 to 8 channels audio output. DVD6110 has 2 channels audio output on its rear panel. The rear panel has S/PDIF serial stream and optical output generated by the ZR36768. CS4392 Audio DACs are used for two channel audio output with ZR

24、36768. 2. SYSTEM BLOCK DIAGRAM and ZR36768 PIN DESCRIPTION 2.1 ZR36768 PIN DESCRIPTION Pin No Pin Functions Direction Description CPU Interface (15 pins) DUPTD0 / O / First debug UART data output / 153 GPCI/O36 I/O General purpose input/output pin, monitored/controlled by the CPU or DSP SW DUPRD0 /

25、I / First debug UART data input / 152 GPCI/O35 I/O General purpose input/output pin, monitored/controlled by the CPU or DSP SW DUPTD1 / O / Second debug UART data output / 156 GPCI/O38 I/O General purpose input/output pin, monitored/controlled by the CPU or DSP SW DUPRD1 / I / Second debug UART data

26、 input / 155 GPCI/O37 I/O General purpose input/output pin, monitored/controlled by the CPU or DSP SW GPCI/O20 I/O / General purpose input/output pin, monitored/controlled by the CPU or DSP SW / 106 CPUNMI / I / CPU non-maskable interrupt input / SDATA0 / I / SERVO channel sample data input for AFE

27、by-pass / PM0 O Probe mux data output ICGPCI/O0 I/O / General purpose input/output pin, monitored/controlled by the CPU or DSP SW. When input, the pin can be used as general purpose external interrupt 108 to the CPU / AOUT3 / O / Serial output of digital stereo audio / SDATA1 / / SERVO channel sampl

28、e data input for AFE by-pass / PM1 O Probe mux data output IDGPCI/O0 / I/O / General purpose input/output pin, monitored/controlled by the CPU or DSP SW. When input, the pin can be used as general purpose external interrupt 109 to the DSP / Downloaded Free from http:/www.free-service- 5 SDATA2 / I /

29、 SERVO channel sample data input for AFE by-pass / PM2 O Probe mux data output 149,147 GPCI/O34-31 I/O General purpose input/output pins, monitored/controlled by the CPU or DSP 145,136 SW. ICGPCI/O5,4 I/O General purpose input/output pins monitored/controlled by the CPU or DSP 148,146 SW. When input

30、, the pins can be used as general purpose external interrupts to the CPU IDGPCI/O3 I/O General purpose input/output pins, monitored/controlled by the CPU or DSP 150 SW. When input, the pins can be used as general purpose external interrupts to the DSP PLL Signals (4 pins) 139 RESET# ID Reset input (

31、active low) 142 GCLKP ID 27.000MHz clock or crystal input for main processing clock generation. 141 XO AO Output to a crystal that is connected to GCLK. If a crystal is not used at GCLK, XO must be left not connected. 143 GCLKA ID 27.000MHz clock input for audio master clock generation. In normal op

32、eration must be connected to GCLKP Analog Video Port, (5 pins) CVBS/G/Y AO When the I64 outputs composite video, this line is CVBS 158 (DAC A) When the I64 outputs RGB, this line is the Green output When the I64 outputs YUV, this line is the Y output Y/R/V/C AO When the I64 outputs the composite vid

33、eo, this line is Y 161 (DAC B) When the I64 outputs RGB, this line is the Red output When the I64 outputs YUV, this line is the V output When the I64 outputs SCART, this line is the C output C/B/U AO When the I64 outputs the composite video, this line is C 162 (DAC C) When the I64 outputs RGB, this

34、line is the Blue output When the I64 outputs YUV, this line is the U output 159 CVBS/C/Y AO The output on this line can be either CVBS or C or Y (DAC D) The selection is independent of the selection of the other three DACs. 163 RSET AI Resistive load for gain adjustment of the DACs Digital Video Por

35、t, CPU, DSP and ADP de-bug (11 pins) VID7 / O / Digital video luma/chroma output, multiplexed in time according to the CCIR656 standard (for interlaced video) or luma (for progressive) / ICETMS / I / ADP debug interface / 128 DJTMS / I / DSP debug interface / GPCI/O26 / I/O / General purpose input/o

36、utput pin, monitored/controlled by the CPU or DSP SW / DACTEST7 I DACs test input VID6 / O / Digital video luma/chroma output, multiplexed in time according to the CCIR656 standard (for interlaced video) or luma (for progressive) / ICETDI / I / ADP debug interface / 129 DJTDI / I / DSP debug interfa

37、ce / ICGPCI/O2/ I/O / General purpose input/output pin, monitored/controlled by the CPU or DSP SW. When input, the pin can be used as general purpose external interrupt to the CPU/ Downloaded Free from http:/www.free-service- 6 DACTEST6 I DACs test input VID5 / O / Digital video luma/chroma output,

38、multiplexed in time according to the CCIR656 standard (for interlaced video) or luma (for progressive) / ICETDO / O / ADP debug interface / 130 DJTDO / O / DSP debug interface / IDGPCI/O1/ I/O / General purpose input/output pin, monitored/controlled by the CPU or DSP SW. When input, the pin can be u

39、sed as general purpose external interrupt to the DSP/ DACTEST5 I DACs test input VID4 / O / Digital video luma/chroma output, multiplexed in time according to the CCIR656 standard (for interlaced video) or luma (for progressive) / ICETCK / I / ADP debug interface / 131 DJTCK / I / DSP debug interfac

40、e / GPCI/O27/ I/O / General purpose input/output pin, monitored/controlled by the CPU or DSP SW / DACTEST4 I DACs test input VID3 / O / Digital video luma/chroma output, multiplexed in time according to the CCIR656 standard (for interlaced video) or luma (for progressive) / DJTMS / I / DSP debug int

41、erface / 132 GPCI/O28/ I/O / General purpose input/output pin, monitored/controlled by the CPU or DSP SW / DACTEST3 / I / DACs test input / SERVOCLK O SERVO channel clock output for AFE by-pass VID2 / O / Digital video luma/chroma output, multiplexed in time according to the CCIR656 standard (for in

42、terlaced video) or luma (for progressive) / DJTDI / I / DSP debug interface / 133 GPCI/O29/ I/O / General purpose input/output pin, monitored/controlled by the CPU or DSP SW / DACTEST2 / I / DACs test input / SSEL0 O SERVO channel select output for AFE by-pass VID1 / O / Digital video luma/chroma ou

43、tput, multiplexed in time according to the CCIR656 standard (for interlaced video) or luma (for progressive) / DJTDO / O / DSP debug interface / 134 GPCI/O30/ I/O / General purpose input/output pin, monitored/controlled by the CPU or DSP SW / DACTEST1 / I / DACs test input / SSEL1 O SERVO channel se

44、lect output for AFE by-pass VID0 / O / Digital video luma/chroma output, multiplexed in time according to the CCIR656 standard (for interlaced video) or luma (for progressive) / DJTCK / I / DSP debug interface / 135 ICGPCI/O3/ I/O / General purpose input/output pin, monitored/controlled by the CPU o

45、r DSP SW. When input, the pin can be used as general purpose external interrupt to the CPU / DACTEST0 / I / DACs test input / SSEL2 O SERVO channel select output for AFE by-pass VCLKx2 / O / Digital video clock output. 27.000MHz / COSYNC / O / Composite sync output. Active only when component analog

46、 output is selected / ICGPCI/O1/ I/O / General purpose input/output pin, monitored/controlled by the CPU or DSP Downloaded Free from http:/www.free-service- 7126 SW. When input, the pin can be used as general purpose external interrupt to the CPU / CJTMS / I / CPU debug interface / DACTEST10 / I / D

47、ACs test input / PM11 O Probe mux data output HSYNC# / O / Digital video horizontal sync signal/ GPCI/O25/ I/O / General purpose input/output pin, monitored/controlled by the CPU or DSP 124 SW / CJTDO / O / CPU debug interface / DACTEST8 / I / DACs test input / PM10 O Probe mux data output VSYNC# /

48、O / Digital video vertical sync signal/ GPCI/O24/ I/O / General purpose input/output pin, monitored/controlled by the CPU or DSP 122 SW / CJTDI / I / CPU debug interface / DACTEST9 / I / DACs test input / PM9 O Probe mux data output Digital Audio Port and CPU de-bug (9 pins) AIN / I / Serial input o

49、f digital stereo audio / GPCI/O23/ I/O / General purpose input/output pin, monitored/controlled by the CPU or DSP 120 SW / CJTCK / I / CPU debug interface / PM8 O Probe mux data output 118 AMCLK I/O Audio Master Clock input/output. 128, 192, 256 or 384 times the sampling frequency (programmable). S/

50、PDIF / O / S/PDIF transmitter output for digital coded or reconstructed audio data / 110 SDATA3 / I / SERVO channel sample data input for AFE by-pass / PM3 O Probe mux data output AOUT2,1 / O / Serial outputs of digital stereo audio / GPCI/O21,22 I/O / General purpose input/output pin, monitored/con