Casio_CTK-750_Service_Manual电路图.pdf

《Casio_CTK-750_Service_Manual电路图.pdf》由会员分享，可在线阅读，更多相关《Casio_CTK-750_Service_Manual电路图.pdf（30页珍藏版）》请在收音机爱好者资料库上搜索。

1、(with price) CTK-750 ELECTRONIC KEYBOARD R CTK-750 RadioFans.CN 收音机爱 好者资料库 14 CONTENTS Specifications . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1 Replacing the DSP (HG51A115A01FD) . . . . . . . . . . . . . . . . . . . . . 2 Block Diagram . . . . . . . . . .

2、. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3 Circuit Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4 Wiring Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13 Major Waveforms . . . . . . . . . . . . . .

3、. . . . . . . . . . . . . . . . . . . . . . . . 14 PCB View and Major Check Points . . . . . . . . . . . . . . . . . . . . . . . 16 Schematic Diagrams . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17 Exploded View . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

4、. . . . . . . . 20 IC and Transistor Lead Identification . . . . . . . . . . . . . . . . . . . . . 21 Parts List . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23 RadioFans.CN 收音机爱 好者资料库 1 General Number of Keys:61 Polyphonic:32-note Preset Tones:128 Tone Expan

5、der: Layer, Split Keyboard Controls:Touch Response: On/Off Touch Sensitivity: Light/Middle/Heavy Key Transpose:Range from F# to F by a half-note increment Auto-Rhythms:128 Tempo Control: 40 to 255 Auto-Accompaniment:CASIO Chord/Fingered/Full-Range Chord Controller: Variation, Fill-In, Intro/Ending M

6、agical Preset Variations:128;BREAK BEAT16MELODYCOMP 8 SHADOW DRUM 4FREE SESSION32 TONE STACK40KEY SPLIT12 HYPERACTIVE16 Digital Effects:16;Reverb-1, Reverb-2, Reverb-3, Chorus, Tremplp, Phase Shifter, Organ SP, Enhancer, Flanger, EQ Loudness, Delay-1, Delay-2, Analog Delay, Tap Delay, Chorus Reverb,

7、 Tremolo Reverb Sound/Control Pads:6 Pad Variations:32;Phrases: 10, Drums: 10, SE/Percussion: 10, Controller: 2 Song Memories:2;Tracks: 6 System: Real-time recording Memory Capacity: Approx. 5,800 notes Registration Memories:10 Registration Items:Tone Number, Rhythm Number, Tempo, Accompaniment Mode

8、, Accompaniment Volume, Effects, Layer On/Off, Split On/Off, Pad Variation, Assignable Jack, Auto-Accompaniment On/Off, Auto-Accompaniment Controller, MIDI (Channel On/Off, GM On/Off, Local Control On/Off, Bend Range) Tuning Control:440Hz 100 cents Terminals:Headphone Jack Output Impedance: 100 , Ou

9、tput Voltage: 1.7 V(rms) MAX, Assignable Jack, MIDI Jacks (IN, OUT), AC Adaptor Jack (12V) Built-In Speakers:12 cm dia. 1.1W Input Rating: 2 pcs. Power Source:2-way AC or DC source AC: AC adaptor AD-12 DC: 6 D size dry batteries Battery life: Approx. 5 hours by manganese batteries R20P(SUM-1) Approx

10、. 5 hours by alkaline batteries LR20(AM1) Auto Power Off:Approximately 6 minutes after the last operation Power Consumption:18 W Dimentions:141 x 968 x 411 mm (HWD) (5-11/16 x 38-1/16 x 16-5/16 inches) (HWD) Weight:7.0 kg (15.5 lbs) excluding batteries Standard Accessory:Music stand SPECIFICATIONS R

11、adioFans.CN 收音机爱 好者资料库 2 Electrical Current Drain with 12V DC: No Sound Output390 mA 20% Maximum Volume1700 mA 20% with white keys D2 to D3 pressed in Synth-Bass-2 tone and in Latin Fusion rhythm at initial setup tempo Volume; maximum, Touch: maximum Line Output Level (Vrms with 47 K load each canne

12、l): with key D4 pressed in FSynth-Bass-2 tone on L-ch850 mV 20% with key G4 pressed in FSynth-Bass-2 tone on R-ch800 mV 20% Phone Output Level (Vrms with 8 load each channel): with key D4 pressed in FSynth-Bass-2 tone on L-ch280 mV 20% with key G4 pressed in FSynth-Bass-2 tone on R-ch260 mV 20% Spea

13、ker Input Level: with key D4 pressed in FSynth-Bass-2 tone on L-ch5200 mV 20% with key G4 pressed in FSynth-Bass-2 tone on R-ch5600 mV 20% Minimum Operating Voltage:5.5 V REPLACING THE DSP (HG51A115A01FD) Note: To increase productivity ,the DSP HG51A115A01FD is sticked on the main PCB with a double-

14、side adhesive tape, then its leads are soldered. Remove the DSP according to the following procedures. 1. Prepare isopropyl alcohol and a flat IC desoldering machine (Spot Heater HS-600). 2. Apply plenty of the alcohol to the adhesive tape from the reverse side of the main PCB. (Fig. 1) There is a h

15、ole on the PCB just under the LSI, and the adhesive tape can be seen through the hole. 3. Leave it more than one minute so that the alcohol weaken adhesive power fully. 4. Using a proper size of nozzle, apply heat to leads of the LSI with the desoldering machine. 5. Grasp the LSI with tweezers, and

16、using gentle force vibrate the tweezers to feel melting solder. (Fig.2) 6. Remove the LSI after meltingsolder at every leads wholly. Alcohl Spot Heater HS-600 Fig.2Fig.1 HG51A115A LSI-S 3 BLOCK DIAGRAM KC0 KC7 SI0 SI7 FI0 FI7 Key Touch LSI HG52E35P Working Strage RAM (256K-bit) HM62256ALP-10 Working

17、 Strage RAM (256K-bit) HM62256ALP-10 7-Segment LED LO0 LO4 LED driver BA612 LD0 LD7 KO0 KO7 Buttons KI1 KI7 VDD Power Switch MIDI INOUT EA0 EA14 ED0 ED7 DSP HG51A115A01FD RA0 RA19 RD0 RD15 Sound Source ROM (16M-bit) TC5316200CP-C081 WCK1 SLOP BCK D/A Converter UPD6376CX Filter Filter Main Volume Pow

18、er Amplifier LA4620 Gate Array UPD65005C-578 CPU HD6433298A18P Keyboard A0 A15 POWER Power Supply Circuit Q1 Q7 VCCAVDDVDD LVDD DVDD VD APO Effect RAM (256K-bit) HM62256ALP-10 D0D7 Speakers Output A0 A14 A0 A3 A0 A2 LEDs 4 CIRCUIT DESCRIPTION Key Matrix Key Second contact 2First contact 1 FI KC SI N

19、ote: Each key has two contacts, the first conatct 1 and second contact 2 . KC0KC1KC2KC3KC4KC5KC6KC7 FI0C2 1C#2 1D2 1D#2 1E2 1F2 1F#2 1G2 1 SI0C2 2C#2 2D2 2D#2 2E2 2F2 2F#2 2G2 2 FI1G#2 1A2 1A#2 1B2 1C3 1C#3 1D3 1D#3 1 SI1G#2 2A2 2A#2 2B2 2C3 2C#3 2D3 2D#3 2 FI2E3 1F3 1F#3 1G3 1G#3 1A3 1A#3 1B3 1 SI2

20、E3 2F3 2F#3 2G3 2G#3 2A3 2A#3 2B3 2 FI3C4 1C#4 1D4 1D#4 1E4 1F4 1F#4 1G4 1 SI3C4 2C#4 2D4 2D#4 2E4 2F4 2F#4 2G4 2 FI4G#4 1A4 1A#4 1B4 1C5 1C#5 1D5 1D#5 1 SI4G#4 2A4 2A#4 2B4 2C5 2C#5 2D5 2D#5 2 FI5E5 1F5 1F#5 1G5 1G#5 1A5 1A#5 1B5 1 SI5E5 2F5 2F#5 2G5 2G#5 2A5 2A#5 2B5 2 FI6C6 1C#6 1D6 1D#6 1E6 1F6

21、1F#6 1G6 1 SI6C6 2C#6 2D6 2D#6 2E6 2F6 2F#6 2G6 2 FI7G#6 1A6 1A#6 1B6 1C7 1 SI7G#6 2A6 2A#6 2B6 2C7 2 5 Nomenclature of Keys F#3 G#3 A#3C#4 D#4F#4 G#4 A#4 C#5 D#5F#5G#5 A#5 F3G3A3B3C4D4E4F4G4A4B4C5D5E5F5G5A5B5C6 D#3 C2D2E2F2G2A2B2C3D3E3B6A6G6F6E6D6C7 C#3A#2G#2F#2D#2C#2A#6G#6F#6D#6C#6 Button Matrix K

22、I1KI2KI3KI4KI5KI6KI7 KO0SplitLayerUpper 1Lower 1Lower 2Upper 2 KO1TransposeTuneMIDIJackRhythmTonePlay Style KO2 Track 4 Chord 1 Track 5 Chord 2 Track 6 Chord 3 Track 2 Rhythm Track 3 Bass KO3369Demo Touch Responce Digital Effect Resistration KO4258Track 1147 KO5 Accomp. Volume Song Memory Accomp.Tra

23、ck0-+ KO6 Synchro/ Ending Variation /Fill-In Normal/ Fill-In IntroFDB KO7ModeACE Start/ Stop Tempo Down Tempo Up Reset Circuit VDD Battery set RESET CPU HD6433298A18P Reset IC S8053ANO Working Strage RAM HM62256ALP-10 Gate Array UPD65005C-578 DSP HG51A115A01FD Key Touch LSI HG52E35 DVDD DVDD VDD VDD

24、 VDD -RESET WR -SRAM POWER From power switch 6 Pin No.TerminalIn/OutFunction 1P40Out KO signal data output 2P41Out Clock for KO signal data 3P42Out APO (Auto Power Off) signal output. ON: High, OFF: Low 4P43Out Read enable signal output 5P44Out Write enable signal output 6P45 Not used. 7P46Out 10MHz

25、 clock output 8P47In Wait signal input. Connected to +5V. 9TXDOut MIDI signal output 10RXDIn MIDI signal input 11P52Out Reset signal output 12-RESETIn Reset signal input 13-NMIIn Power ON signal input. 14VCCIn +5V source 15-STBYIn Standby signal input. Connected to +5V. 16VSSIn Ground (0V) source 17

26、XTALIn 20MHz clock input 18EXTALIn 20MHz clock input 19, 20MD1, MD0In Mode selection input. (Internal ROM mode - MD1: Hight, MD0: Low) 21AVSSIn Ground (0V) source for internal DAC 22AN0In Analog input. Connected to the bender volume. 23 29P71 P77In Button input signal input 30AVCCIn +5V source for i

27、nternal DAC 31 38P60 P67Out LED segment signal output 39VCCIn +5V source 40 56P27 P10Out Address bus 48VSSIn Ground (0V) source 57 64P30 P37Ijn/Out Data bus Initial reset When batteries are set or an AC adapter is connected, the reset IC provides a low pulse to the CPU. The CPU then initializes its

28、internal circuit and clears data in the working strage RAM. Power ON reset When the power switch is pressed, the CPU receives a low pulse of POWER signal. The CPU first raises APO signal to +5V to generat DVDD voltage, then raises RESET signal to +5V. During this period the gate array, the DSP and t

29、he key touch LSI initializes their internal circuit. CPU (HD6433298A18P) The 16-bit CPU contains a 32k-bit ROM, a 1k-bit RAM, seven 8-bit I/O ports, an A/D convertor and serial interfaces. The CPU accesses to the working strage RAM, the DSP and the key touch LSI. The CPU also controls buttons, LEDs,

30、 bender input and MIDI input/output. 7 Gate Array (UPD65005C-578) Functions of the gate array are; (1) To decode chip select signals for the working strage RAM, the DSP and the key touch LSI. (2) To hold the following signals on Low during power off. Read/write enable signals for the DSP and the key

31、 touch LSI 10MHz clock for the key touch LSI (3) To generate button scan / LED drive signals. The following table shows the pin functions of the gate array. A4 A15 D0, D1 RD WR PHA APO KOD KOC RESET LSIS HG SRAM RDAPO WRAPO PHAPO KO0 KO7 Address decoder Controller Shift register (Chip select sigal f

32、or the DSP) (Chip select signal for the key touch LSI) (Chip select signal for the working strage RAM) (Read enable signal controlled by APO) (Write enable signal controlled by APO) (10MHz clock for the key touchLSI. Controlled by APO) (Button scan / LED drive signal) Pin No.TerminalIn/OutFunction 1

33、-RESETIn Reset signal input 2-RDAPOOut Read enable signal output 3-WRAPOOut Write enable signal output 4-LSISOut Chip select signal for the DSP 5-HGOut Chip select signal for the key touch LSI 6PHAPOOut 10MHz clock for the key touch LSI 7-SRAMOut Chip select signal for the working strage RAM 8 9KO8

34、KO9 Not used. 10 17KO7 KO0Out Button scan / LED drive signal output 18 20 Not used. 21GNDIn Ground (0V) source 22PHAIn 10MHz clock input 23-WRIn Write enable signal input 24-RDIn Read enable signal input 25-APOIn APO (Auto Power Off) signal input 26KOCIn KO signal data input 27KODIn Clock for KO sig

35、nal data 28 39A15 A4In Address bus 40, 41D0, D1In Data bus 42VDDIn +5V source 8 Digital Signal Processor (HG51A115A01FD) Upon receipt of note numbers and their velocities, the DSP reads sound and velocity data from the sound source ROM in accordance with the selected tone; the DSP can read rhythm da

36、ta simultaneously when a rythm pattern is selected. Then it provides 16-bit serial signals containing data of the melody, chord, bass, and percussion to the DAC. The DSP also adds the selected effect to the sound data using a 256k-bit RAM. The following table shows the pin functions of the DSP. Pin

37、No.TerminalIn/OutFunction 1 8CD0 CD7In/Out Data bus 9, 10 Not used. 11GND7In Ground (0V) source 12CK16Out 16.384MHz clock output 13VCC6In +5V source 14CK0In Clock input. Connected to terminal CK16. 15TCKB Not used. 16VCC1In +5V source 17GND1In Ground (0V) source 18, 19XT0, XT1In/Out 16.384MHz clock

38、input/output. Connected to a crystal oscillator. 20SGLIn System control terminal. Single chip system: Open 21CCSBIn Chip select signal input 22 25CA0 CA3In Addess bus 26CE0In Not used. Connected to ground. 27CWRBIn Write enable signal 28CRDBIn Read enable signal 29 32 Not used. 33RESBIn Reset signal

39、 input 34TESBIn Not used. Connected to +5V. 35 39 Not used. 40 49 52 57 RD0 RD15In Data bus for the sound source ROM 58RA23Out Not used. 59RA22Out Chip select signal for the sound source ROM 60, 61RA20, RA21Out Not used. 62 73 75 82 RA0 RA19Out Data bus for the sound source ROM 74GND5In Ground (0V)

40、source 83WOK2Out Word clock output. Not used. 84VCC3In +5V source 85GND3In Ground (0V) source 86WOK1Out Word clock for the DAC 87SOLMOut Serial data output. Not used. 88SOLPOut Serial data output for the DAC 89BOKOut Bit clock output for the DAC 90 92 Not used. 9 DSP HG51A115A01FD Effect RAM (256K-b

41、it) HM65256BLP Sound Source ROM TC5316200CP-C081 CEA0 A19D0 D15 RA0 RA19 RD0 RD15 RA22 D0 D7 A0 A3 LSIS RDAPO WRAPO RESET SOLP BOK WOK1 EA0 EA14 ED0 ED15 CS WEOE D0 D15A0 A14 ECEB EOEB EWEB PG 16.384MHz DAC UPD6376CX LOUT ROUT SOLP: Sound data BOK: Bit clock WOK1: Word clock SI CLK LRCK Block diagra

42、m of DSP and DAC circuit Pin No.TerminalIn/OutFunction 93VCC5In +5V source 94, 95 97 105 107,109 110, 112 EA0 EA14Out Address bus for the effect RAM 96EWEBOut Write enable signal output for the effect RAM 106EOEBOut Read enable signal output for the effect RAM 108VCC7In +5V source 111ECEBOut Chip se

43、lect signal output for the effect RAM 113 117 Not used. 118VCC4In +5V source 119GND4In Ground (0V) source 120 122 Not sued. 123 130ED0 ED7In/Out Data bus for the effect RAM 131GND5In Ground (0V) source 132 134 Not used. Connected to ground. 135, 136 Not used. 10 DAC (UPD6376CX) UPD6376CX is a two-ch

44、annel 16-bit Digital to Analog Convertor consisting of resistor string, output amplifier and zero offset circuit. Key Touch LSI (HG52E35P) By counting the time between first-key input signal FI and second-key SI from the keyboard unit, the key touch LSI detects key velocity of 256-step. Then the LSI

45、 sends the CPU the note number and its velocity data. RESB CCSB CWRB CRDB CKI CD0 CD7 CA0 CA2 First contact Second contact KC0 KC7 FI0 FI7 SI0 SI7 Key input signal Key scan signal Data bus Address bus Reset signal from the CPU Chip select signal from the gate array Read enable signal from the gate a

46、rray Write enable signal from the gate array Clock from the gate array Key touch LSI HG52E35PKeyboard FI SI KC Pin No.TerminalIn/OutFunction 1SELIn Mode selection terminal. Connected to ground. 2D.GNDIn Ground (0V) source for internal digital circuit 3NC Not used. 4DVDDIn +5V source for internal dig

47、ital circuit 5A.GNDIn Ground (0V) source for internal analog circuit 6R.OUTOut Sound waveform output 7A.VDDIn +5V source for internal analog circuit 8A.VDDIn +5V source for internal analog circuit 9R.REFIn Reference voltage terminal. Connected to a capacitor. 10L.REFIn Reference voltage terminal. Co

48、nnected to a capacitor. 11L.OUTOut Left channel sound waveform output 12A.GNDIn Ground (0V) source for internal analog circuit 13LRCKIn Word clock (L/R separation signal) input. 14LRSELIn Not used. Connected to ground. 15SIIn Sound data input 16CLKIn Bit clock input 11 The following table shows the pin functions of the key touch LSI. Pin No.TerminalIn/OutFunction 1REQBOut Interrupt request. Not used. 2, 3FI10, SI10In Key input signal 4VCCIn +5V source 5CRDBIn Read enable signal 6CWRBIn Write enable signa