JVC-MXK5-cs-sm 电路图 维修手册.pdf

《JVC-MXK5-cs-sm 电路图 维修手册.pdf》由会员分享，可在线阅读，更多相关《JVC-MXK5-cs-sm 电路图 维修手册.pdf（73页珍藏版）》请在收音机爱好者资料库上搜索。

1、SP-MXK5SP-MXK5CA-MXK5 PLAY 5V) -Check the main PCB RIC1(L4959) -Check the front PCB UD13(L4959) -Check the main PCB; RBD1(PBL403) RD8(IN5392) -Check the power PCB; Fuse P/T, RFS2, RFS5, RFS6 -Check the main PCB; RR7, RC7, RZD4, RR6 RR5, RR4, RC8, RD3 Check the B+, B- power source RBD1, RBD2, RW2 Che

2、ck the power PCB Fuse, P/T, RFS2, RFS5, RFS6, RFS7, RFS8 Front PCB Does UX1(6MHz) oscllate? Check the main PCB RIC1(L4959) Check the AMP PCB AIC1, AIC2 Check headphone jack soldering condition Check the front PCB UIC( -com), UIC2(M66010gp) Check the AMP PCB AQ2L, 2R, AQ1,2,3,4 Remove it with remocon

3、Is mute selected? Headphone jack short? NoNo No No No No No No No No Yes Yes Yes Yes Yes Yes Yes Yes Yes Replase -com Replase UIC2(M66010) Front PCB When the power is ON H display at pin no.15(UIC2) AQ 2L, 2R, AQ 1,2,3,4 Emitter B+? AMP PCB AIC1, AIC2 pin no. 4,8,9,12 B+,B- nomal? UIC1( -com)pin79 c

4、heck the H? MX-K5/MX-K6 2. Tuner malfunction(FM/AM) 3. Tape malfunction MX-K5/MX-K6 1-28 4. CD MX-K5/MX-K6 L4959 (RIC1) : Voltage regulator 1.Pin layout 2.Block diagram 3.Pin function 5.6V, 250mA REGULATOR REF GEN 8.6V, 600mA REGULATOR SWITCHED 12V, 800mA REGULATOR SWITCHED 12V, 1.3A REGULATOR SWITC

5、HED VS 2/10 GND 6 EN 8V 8 EN 12V(a) 7 EN 12V(b) 5 3 OUT 5.6V 9 OUT 8.6V 11 OUT 12V(a) 1 OUT 12V(b) D97AU569C 1 2 3 4 5 6 7 9 10 11 8 OUT 12V(a) VS OUT 8.6V EN 8.6V EN 12V(a) GND EN 12V(b) N.C. OUT 5.6V VS OUT 12V(b) TAB CONNECTED TO PIN 6D97AU716A PinPinsDescription 1OUT 12V (b)12V/1.3A SWITCHED OUT

6、PUT VOLTAGE 2VSSupply Voltage 3OUT 5.6V5.6V/250mA OUTPUT VOLTAGE 4N.C.not connected 5EN 12V (b)Enable 12V/1.3A SWITCHED OUTPUT VOLTAGE 6GNDGround 7EN 12V (a)Enable 12V/0.8A SWITCHED OUTPUT VOLTAGE 8EN 8.6VEnable 8.6V/0.6A SWITCHED OUTPUT VOLTAGE 9OUT 8.68.6V/0.6A SWITCHED OUTPUT VOLTAGE 10VSSupply V

7、oltage 11OUT 12V (a)12V/0.8A SWITCHED OUTPUT VOLTAGE Description of major ICs MX-K5/MX-K6 1-30 2. BLOCK DIAGRAM 5L9290 (IC201) : 1. Pin layout DIGITAL SIGNAL PROCESSOR FOR CDP DPLL CLV Servo LOCK SMEF SMDP SMDS WDCK EFMI VCO1LF Timing Generator Micom Interface WFCK RFCK C4M XIN ISTAT MLT MDAT MCK MU

8、TE Subcode Out EFM Demodulator ECC 16K SRAM Address Generator SQCK SBCK SOS1 SQDT SBDT Interpolator I/O Interface JITB LPF PWM SADTO LRCKO BCKO LCHOUT RCHOUT VHALF VREF 1-bit DAC Digital Out Digital Filter C2PODATX SADTI LRCKI BCKI S5L9290X DSP+DAC 48-LQFP-0707 VSSA_PLL VCO1LF VSSD_PLL VDDD_PLL XIN

9、XOUT EFMI LOCK SMEF C2PO JITB DATX VDDD3-5V VDDD2-3V SBCK SQDTSMON TESTV SMDS WDCK MUTE BCKI 1 2 3 4 5 6 7 8 9 10 11 12 36 35 34 33 32 31 30 29 28 27 26 25 131415161718192021222324 484746454443424140393837 VDDD1_5V VSSD1_5V LKFS LKFS RESETB MLT MDAT MCK ISTAT S0S1 SQCK VSSD2-3V SADTO LRCKO BCKO LRCK

10、I SADTI VSSD_DAC VDDD_DAC RCHOUT VSSA_DAC VREF VHALF VDDA_DAC LRHOUT VDDA_PLL MX-K5/MX-K6 3. Pin function(1/2) NO.NAMEI/OPin Description 1VSSA_PLL-Analog Ground for DPLL 2VCO1LFOPump out for VCO1 3VSSD_PLL-Digital Ground Separated Bulk Bias for DPLL 4VDDD_PLL-Digital Power Separated Bulk Bias for DP

11、LL (3V Power) 5VDDD1-5V-Digital Power (5V Power, I/O PAD) 6XINIXtal oscillator input (16.9344MHz) 7XOUTOXtal oscillator output 8VSSD1-Digital Ground (I/O PAD) 9EFMIIEFM signal input 10LOCKOCLV Servo locking status output 11SMEFOLPF time constant control of the spindle servo error signal 12SMDPOPhase

12、 control output for Spindle Motor drive 13SMDSOSpeed control output for Spindle Motor drive 14WDCKOWord clock output (Normal Speed : 88.2KHz, Double Speed : 176.4KHz) 15TESTVIVarious Data/Clock Input 16LKFSOThe Lock status output of frame sync 17C4MO4.2336MHz clock output 18RESETBISystem Reset at L

13、19MLTILatch signal input from Micom 20MDATISerial data input from Micom 21MCKISerial data receiving clock input from Micom 22ISTATOThe internal status output to Micom 23S0S1OSubcode sync signal(S0+S1) output 24SQCKISubcode-Q data transfering bit clock input MX-K5/MX-K6 1-32 3. Pin function (2/2) NO.

14、NAMEI/OFunction Description 25SQDTOSubcode-Q data serial output 26MUTEISystem mute at H 27VDDD2-3V-Digital Power (3V Power, Internal Logic) 28VSSD2-Digital Ground (Internal Logic) 28VDDD3-5V-Digital Power (5V Power, I/O PAD) 30SBCKISubcode data transfering bit clock 31JITBOInternal SRAM jitter margi

15、n status output 32C2POOC2 pointer output 33DATXODigital audio data output 34SADTOOSerial audio data output (48 slot, MSB first) 35LRCKOOChannel clock output 36BCKOOBit clock output 37BCKIIBit clock input 38LRCKIIChannel clock input 39SADTIISerial audio data input (48 slot, MSB first) 40VSSD_DAC-Digi

16、tal Ground for DAC 41VDDD_DAC-Digital Power for DAC (3V Power) 42RCHOUTORight-Channel audio output through DAC 43VSSA_DAC-Analog Ground for DAC 44VREFOReferance Voltage output for bypass 45VHALFOReferance Voltage output for bypass 46VDDA_DAC-Analog Power for DAC (3V Power) 47LCHOUTOLeft-Channel audi

17、o output through DAC 48VDDA_PLL-Analog Power for PLL (3V Power) MX-K5/MX-K6 BA3837 1.Block diagram 161514131211109 12345678 LOGIC SW2 SW1 R L + R L R L + + + + + + + + VCCMICLOUTFKTKLINBIASGND CBAROUTLPLPLPRIN BA4560 (AIC3, AIC4, AIC5, AIC6, AIC7, FIC4, HIC1, JIC2) : OP amp. 1.Pin layout + + 1 2 3 4

18、 8 7 6 5 OUT1 IN1 + IN1 VEE VCC OUT2 IN2 + IN2 1ch 2ch KA9258D (IC925) : 4-ch Motor driver 2827262524232221201918171615 1234567891011121314 GND GND 10K REGULATOR 10K 10K VCCVCC 10K 10K T S D 10K 10K 10K 50K MUTE +- LEVEL SHIFT -+ LEVEL SHIFT MX-K5/MX-K6 1-34 RF AMP & SERVO SIGNAL PROCESSOR 2. BLOCK

19、DIAGRAM 4 12 RF AGC & EQ Control Focus OK Detect Defect Detect Mirror Gen Center Voltage APC. Laser Control & LPC Tracking Servo Loop - Gain & Phase Compensation - Track Jump - Offset Adjust - TZC Gen. Tracking Error (RW) I/V AMP RF & Focus Error (CD-RW) I/V AMP Hardware Logic - Auto-Sequencer - Fas

20、t Search - Febias, Focus Servo, Tracking Offset ADJ. - Tracking Balance & Gain Adjust - Interruption Detect - EFM Muting System Sled Servo & Kick Gen Spindle Servo LPF EFM Comparator Micom Data Interface Logic Decoder Focus Servo Loop - Gain & Phase Compensation - Focus Search - Offset Adjust - FZC

21、Gen. EQO PD LD LPFT TEIO TZC& SSTOP ATSC TEO TEM SLP SLO SLM FEO FEM SPDLO SPDLM EQI RFO RFM EQC VREF PDE PDF PDBD PDAC ISTAT MCK MDATA MLT RESET WDCK CLVI LOCK ASY EFM 5 45 46 44 43 6 7 8 9 10 11 14131516171918202221 24 23 30 29 25 26 27 28 29 36 33 34 35 37 38 39 4140424748123 EFMI DCCI DCC0 MCP D

22、CB VCC/ VDD FRSH FSET FLB FGD FSI TGU S1L9226X TEO TEM SLP SLO SLM ISTAT MCK MDATA MLT RESET WDCK CLVI LOCK ASY EFM SPM EFMI VCC FRSH FSET FLB FGD FSI TGU EQO EQI RFO RFM PD LD37 38 39 40 41 42 43 44 45 46 47 48 24 23 22 21 20 19 18 17 16 15 14 13 123456789101112 363534333231302928272625 SPO FEM FEO

23、 GND TZC/SSTOP TEIO LPFT ATSC PDAC PDF PDBD PDE DCB MCP DCCI DCCO VREF EQC KB9226 (IC101) : 1. Pin layout MX-K5/MX-K6 Pin No. SymbolI/ODescription 1RFMIRF summing amp. inverting input 2RFOORF summing amp. output 3EQIIRFO DC eliminating input(use by MIRROR, FOK ,AGC & EQ terminal) 4EQOORF equalizer o

24、utput 5EFMIIEFM slice input. (input impedance 47K) 6VCCPMain power supply 7FRSHICapcitor connection to focus search 8FSETIFilter bias for focus,tracking,spindle 9FLBICapacitor connection to make focus loop rising band 10FGDITerminal to change the hign frequency gain of focus loop 11FSIIFocus servo i

25、nput 12TGUIConnect the component to change the high frequency of tracking Loop 13ISTATOInternal status output 14MCKIMicom clock 15MDATAIData input 16MLTIData latch input 17RESETIReset input 18CLVIIInput the spindle control output from DSP 19WDCKI88.2KHz input terminal from DSP 20LOCKISled run away i

26、nhibit pin (L: sled off & tracking gain up) 21EFMOEFM output for RFO slice(to DSP) 22ASYIAuto asymmetry control input 23SPMISpindle amp. inverting input 24SPOOSpindle amp. output 25SLMISled servo inverting input 26SLOOSled servo output 27SLPISled servo noninverting input 28TEMITracking servo amp.inv

27、erting input 29TEOOTracking servo amp. output 30FEMIFocus servo amp. inverting input 31FEOOFocus servo amp. output pin 3. Pin function(1/2) MX-K5/MX-K6 1-36 32GNDPMain ground 33TZC/ SSTOP ITracking zero crossing input & Check the position of pick-up wherther inside or not 34TEIOBTracking error outpu

28、t & Tracking servo input 35LPFTITracking error integration input (to automatic control) 36ATSCIAnti-shock input 37LDOAPC amp. output 38PDIAPC amp. input 39PDACIPhoto diode A & C RF I/V amp. inverting input 40PDBDIPhoto diode B & D RF I/V amp. inverting input 41PDFIPhoto diode F & tracking(F) I/V amp

29、. inverting input 42PDEIPhoto diode E & tracking(E) I/V amp. inverting input 43DCBICapacitor connection to limit the defect detection 44MCPICapacitor connection to mirror hold 45DCCIOOutput pin to connect the component for defect detect 46DCCOIInput pin to connect the component for defect detect 47V

30、REFO(VCC+GND)/2 Voltage reference output 48EQCIAGC_equalize level control terminal & capacitor terminal to input in to VCA Pin No. SymbolI/ODescription 3. Pin function (2/2) STK402-090 (AIC2) 1.Pin layout 123456789101112131415 ch.1ch.2 + _ + _ CH1 IN CH1 NF NC Pre Vcc BIASCH1 VE CH1 -VE Vcc-Vcc CH2

31、+VE CH2 -VE Pre -Vco SUB GND CH2 NF CH2 IN STK402-090 STK402-090 115 MX-K5/MX-K6 KA22291 1 2 3 4 5 6 7 8 9 10 11 12 131415161718192021222324 14 13 12 11 23 2221820191815 24 16 9 1 17 10234576 PRE 100k B-IN A-AN MUTE MUTE REC PB NF(2) PB IN(2) R/P SW SW IN(2) ALC OUT(2) PB OUT(2) Vcc Vcc REC GND PB O

32、UT(1) INPUT REC.BIAS RECORE I.REF PLAYBACK I.REF PB.BIAS INPUT PRE 100k N.F R/P SW ALC TIME CONSTANT 100k NF PRE INPUT REC NF(2) REC IN(2) REC IN(1) REC NF(1) ALC DET PRE INPUT N.F 100k MODE CONTROL /BIAS CIRCUIT A/B SELECT SW B-IN A-AN PB NF(1) PB IN(1) A/B SW PB MUTE REC GND IN(1) OUT(1) KA22291(J

33、IC1) : RB/REC PRE AMP 1.Pin layout 2.Block diagram MX-K5/MX-K6 1-38 LC866548 (UIC1) : Microcontroller 1.Pin layout 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 50 49 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 32 31 80 79 78 77 76 75 74 73 72 71 70 69 68 67 66 65 64 63 62 61 60 5

34、9 58 57 56 55 54 53 52 51 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 S48/P G0 S49/P G1 S50/P G2 S51/P G3 P00 P01 P02 P03 VSS2 VDD2 P04 P05 P06 P07 P10/S O0 P11/S I0/SB0 P12/S CK0 P13/S O1 P14/S I1/SB1 P15/S CK1 S19/P C3 S18/P C2 S17/P C1 S16/P C0 VDD3 S15/T15 S1

35、4/T14 S13/T13 S12/T12 S11/T11 S10/T10 S9/T9 S8/T8 S7/T7 S6/T6 S5/T5 S4/T4 S3/T3 S2/T2 S1/T1 S47/P F7 S46/P F6 S45/P F5 S44/P F4 S43/P F3 S42/P F2 S41/P F1 S40/P F0 VDD4 S39/P E7 S38/P E6 S37/P E5 S36/P E4 S35/P E3 S34/P E2 S33/P E1 S32/P E0 S31/P D7 S30/P D6 S29/P D5 S28/P D4 S27/P D3 S26/P D2 S25/P

36、 D1 S24/P D0 S23/P C7 S22/P C6 S21/P C5 S20/P C4 VP P16/BUZZ P17/P WM0 P30 P31 P32 P33 P34 P35 P36 P37 P70/INT0 RES XT1/P74 XT2/P75 VSS1 CF1 CF2 VDD1 P80/AN0 P81/AN1 P82/AN2 P83/AN3 P84/AN4 P85/AN5 P86/AN6 P87/AN7 P71/INT1 P72/INT2/T0IN P72/INT3/T0IN S0/T0 MX-K5/MX-K6 2.Block diagram Interrupt Contr

37、ol A15-A0 D7-D0 TA CE OE DASEC Standby Control Clock Generator CF RC Xtal Base Timer SIO0 SIO1 Timer 0 Timer 1 ADC INT0-3 Noise Filter SIO Automatic transmission RAM 128 bytes VFD Controller High voltage Output Bus Interface Port 1 Port 3 Port 7 Port 8 IR PLA PROM Control PROM(48KB) PC ACC B Registe

38、r C Register ALU PSW RAR RAM Stack Pointer Port 0 Watchdog Timer MX-K5/MX-K6 1-40 D0 D1 CLK CS Vcc S GND D24 D23 D22 D21 D20 D19 D18 D17 GND M66010 (UIC2) : I/O control 1.Pin layout 2.Block diagram 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 32 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 DO DI CLK CS S

39、D24 D23 D22 D21 D20 D19 D18 D17 D1 D2 D3 D4 D5 D6 D7 D8 D9 D10 D11 D12 D13 D14 D15 D16 D1 D2 D3 D4 D5 D6 D7 D8 D9 D10 D11 D12 D13 D14 D15 D16 1 2 3 4 5 6 7 8 9 10 16 32 31 30 CLOCK INPUT CLK SET INPUT S CHIP SELECT CS INPUT SERIAL DATA DI INPUT GND GND Vcc DO SERIAL DATA OUTPUT PARALLEL DATA I/O D1

40、D2 D3 D22 D23 D24 Control circuit Shift register 1 DO D24 D23 D22 D3 D2 D1 Q24 Q23 Q22 Q3 Q2 Q1 D24 D23 D22 D3 D2 D1 Q24 Q23 Q22 Q3 Q2 Q1 DI Parallel output latch Shift register 2 MX-K5/MX-K6 TDA7442D (FIC1) : Audio processor 1.Pin layout 2.Block diagram L-IN1 L-R 0.47 F SUPPLY VS AGND CREF TREBLEBA

41、SS BIN(L) MUTE D98AU947A I2C BUS DECODER + LATCHES SPKR ATT TREBLEBASS 5.6nF MUTE SPKR ATT SCL SDA DIG GND ROUT LOUT 22 F + - + - + R-IN4 0.47 F 50K PS1 90Hz 100nF PS1 RPS1 SYMULATED MUSIC MUSIC/ SYMULATED OFF MIXING AMP LPF 9KHz EFFECT CONTROL MIXING AMP 1.2nF LP 4 17 28 24252316 14 27 12 21 22 20

42、26 TREBLE-R 5.6nF TREBLE-L 100nF 5.6K 100nF BOUT(L) 100nF100nF 5.6K BIN(R)BOUT(R) 79dB CONTROL + - + - 79dB CONTROL 15 1319 18 50K 0.47 F 50K 0.47 F 50K 0.47 F 50K 0.47 F 50K 0.47 F 50K 0.47 F 50K 31.5dB control R-IN3 R-IN2 R-IN1 31.5dB control L-IN2 L-IN3 L-IN4 5 6 7 3 2 1 Vref OFF SURR OFF SURR RB

43、 FIX FIX VAR RB FIX VAR L+R 30K 30K 98 2.2 F 1110 2.2 F MUXOUT(R) IN(R) MUXOUT(L) IN(L) L_IN3 L_IN4 MUXOUTL IN(L) MUXOUT(R) BIN(R) IN(R) BOUT(R) BIN(L) 1 3 2 4 5 6 7 8 9 BOUT(L) LP PS1 TREBLE(R) TREBLE(L) SCL SDA DIG-GND CREF23 22 21 20 19 17 18 16 15 10 11 12 13 14 28 27 26 25 24 R_IN3 R_IN2 R_IN1

44、L_IN1 L_IN2VS AGND ROUT LOUT R_IN4 Printed in Japan 200103(V) VICTOR COMPANY OF JAPAN, LIMITED AUDIO & COMMUNICATION BUSINESS DIVISION PERSONAL & MOBILE NETWORK BUSINESS UNIT. 10-1,1chome,Ohwatari-machi,Maebashi-city,371-8543,Japan (No.20928) MX-K5/MX-K6 MX-K5/MX-K6 ABCDEFG 1 2 3 4 5 2-1 Block diagr

45、am Only U version MX-K5/MX-K6 HABCDEFG 1 2 3 4 5 2-2 Standard schematic diagrams TUNER signal TAPE REC signal TAPE P.B. signal CD signal MAIN signal Parts are safety assurance parts. When replacing those parts make sure to use the specified one. SHEET 4/5 SHEET 5/5SHEET 3/5 SHEET 1/5 SHEET 2/5 SHEET

46、 2/5 Main section MX-K5/MX-K6 ABCDEFG 1 2 3 4 5 2-3 Main Signal SHEET 1/5 SHEET 1/5 SHEET 2/5 Parts are safety assurance parts. When replacing those parts make sure to use the specified one. Amplifier section MX-K5/MX-K6 HABCDEFG 1 2 3 4 5 2-4 CD SIGNAL CD section SHEET 4/5 SHEET 1/5 SHEET 1/5 MX-K5

47、/MX-K6 ABCDEFG 1 2 3 4 5 2-5 Front section SHEET 4/5 SHEET 3/5 SHEET 1/5 MX-K5/MX-K6 HABCDEFG 1 2 3 4 5 2-6 Tuner section FM/TUNER SIGNAL AM SIGNAL SHEET 5/5 SHEET 1/5 MX-K5/MX-K6 ABCDEFG 1 2 3 4 5 2-7 Main board Printed circuit boards MX-K5/MX-K6 HABCDEFG 1 2 3 4 5 2-8 Amplifier board MX-K5/MX-K6 A

48、BCDEFG 1 2 3 4 5 2-9 Front board Power / CD switch board FL display & system control board Front key switch board MX-K5/MX-K6 HABCDEFG 1 2 3 4 5 2-10 CD Servo control board MX-K5/MX-K6 2-11 1 2 3 4 5 A BCD Tuner board (Reverse side) Tuner board (Front side) 1 2 3 4 5 A BCD MX-K5/MX-K6 2-12 Head phone board Power transformer board 3-1 MX-K5/MX-K6 PARTS LIST * All printed circuit boards and its assemblies are not available as service parts. MX-K5 MX-K6 Area suffix MX-K6 Area suffix MX-K5 J - U.S.A. C - Canada