《Onkyo-DTR8_8-avr-sm 电路图 维修手册.pdf》由会员分享,可在线阅读,更多相关《Onkyo-DTR8_8-avr-sm 电路图 维修手册.pdf(314页珍藏版)》请在收音机爱好者资料库上搜索。
1、DTR-8.8 SERVICE MANUALSERVICE MANUAL AV RECEIVER Black model MODEL DTR-8.8 120V AC, 60HzB UDD, B MDD 220V240V AC, 50HzB UMA, B MMA RC-688M SAFETY-RELATED COMPONENT WARNING! COMPONENTS IDENTIFIED BY MARK ON THE SCHEMATIC DIAGRAM AND IN THE PARTS LIST ARE CRITICAL FOR RISK OF FIRE AND ELECTRIC SHOCK.
2、REPLACE THESE COMPONENTS WITH ONKYO PARTS WHOSE PART NUMBERS APPEAR AS SHOWN IN THIS MANUAL. MAKE LEAKAGE-CURRENT OR RESISTANCE MEASUREMENTS TO DETERMINE THAT EXPOSED PARTS ARE ACCEPTABLY INSULATED FROM THE SUPPLY CIRCUIT BEFORE RETURNING THE APPLIANCE TO THE CUSTOMER. Ref. No. 4018 Aug, 2007 t d DV
3、DHDD + - OnStandby TV Input TV CH TV VOL -/-10 1112 D.TUN +100Clear 123 456 789 Input Selector VCR/DVRCBL/SATDVD TapeTunerCD Phono Game/TV Macro 123 VCRDVDCDZone2 Remote Mode Dimmer Tape/AMP Sleep ReceiverTVCable VOL CH Disc Album + - Enter T o p M e n u M e n u gn i tuMya l p si D E x i G u i e Pre
4、v CH R e t u r n S e t u p AudioRepeatPlay Mode Open/Close Listening Mode Playlist RandomRec Test ToneCH Sel Direct Stereo Level+Level- L NightAudio Sel THXAll ST Re-EQ Subtitle Video Off VCR Surround SAT Zone3 AUX 1AUX 2 Net/USB CDR/MD/Dock Net/USB RC-688M RadioFans.CN 收音机爱 好者资料库 DTR-8.8 EXPLODED V
5、IEWS-1 DTR-8.8 A070 x 4 pcs. P6800 x 16 pcs. P6800 x 2 pcs. A008 x 3 pcs. A008 x 3 pcs. A032 x 2 pcs. A008 x 2 pcs. A008 x 2 pcs. A114 x 6 pcs. A112 x 3 pcs. A008 x 5 pcs. A069 x 4 pcs. A075 x 3 pcs. A076 x 4 pcs. A112 x 55 pcs. A112 x 7 pcs. A112 x 2 pcs. A112 x 4 pcs. A114 x 2 pcs. A113 x 3 pcs. A
6、113 x 2 pcs. A094 x 2 pcs. A078 x 3 pcs. A066 A400 A022 A414 A410 A086 A022 A104 A100 U10 U15 A110 DD Type MA Type A022 A096 A022 A022 P2801 A022 F2501 F2502 U14 U017 U06 U09 Q4907 Q4908 U26 U31 U32 A120 U11 U13 U12 U42 U25 U28 U27 U07 U44 U08 U30 P102 P205 F9100 F9000 F9101 F9102 F9203 F9202 F9201
7、A116 A118 A024 A067 A106 A092 A090 A098 A008 A105 A079 Refer to in EXPLODED VIEWS-2 P101 P204 P202 U43 A133 A133 A128 A124 A126 A420 A132A132 A072 A304 A008 x 2 pcs. A008 x 2 pcs. A008 x 3 pcs. A008 x 2 pcs. A262 x 2 pcs. A283 x 4 pcs. A008 x 4 pcs. A008 x 13 pcs. A008 x 2 pcs. A112 x 6 pcs. A142 x
8、2 pcs. A201 A281 A301 A253 A255 A259 A266 A261 A137 A270 A263 A264 A203 A251 A008 P7501 U33 U34 U35 U39 U37 U40 U38 P202 A137 RadioFans.CN 收音机爱 好者资料库 DTR-8.8 EXPLODED VIEWS-2 DTR-8.8 A001 U04 U05 A022 A021 A021 A055 A058 T902 T903 T904 A038 A062 A048 A022 Q6093 Q6083 Q6063 Q6053 Q6051 Q6081 Q6061 Q6
9、091 Q6056 Q6066 Q6086 Q6096 Q6084 Q6094 Q6054 Q6064 Q6082 Q6092 Q6052 Q6062 Q6095 Q6085 Q6065 Q6055 Q6090 Q6080 Q6060 Q6050 A015 A001 A022 A022 A022 A022 A022 A022 A018 U36 A040 A049 F9301 P062 P061 A044 A014 A120 F6601 F6603 F6602 F6604 A005 x 4 pcs. A113 x 4 pcs. A011 x 2 pcs. A008 x 8 pcs. A112 x
10、 3 pcs. A008 x 4 pcs. A008 x 3 pcs. A008 x 2 pcs. A025 A096 A033 A064 U03 U01 U18 U23 U21 U19 U20 U22 U24 U02 U16 U17 A008 x 7 pcs. A057 x 2 pcs. A042 x 4 pcs. A076 x 4 pcs. A004 A008 A046 x 4 pcs. A008 x 2 pcs. A008 x 2 pcs. A120 A120 A134 A134 A120 A008 x 2 pcs. A008 x 2 pcs. A008 x 6 pcs. A039 x
11、2 pcs. A008 x 2 pcs. Q6080A x 2 pcs. Q6050A x 2 pcs. A008 x 2 pcs. A008 x 2 pcs. A056 x 8 pcs. A056 x 4 pcs. A056 x 4 pcs. A056 x 2 pcs. A060 x 2 pcs. A056 x 2 pcs. A005 x 4 pcs. A113 x 4 pcs. A009 x 12 pcs. A009 x 16 pcs. RadioFans.CN 收音机爱 好者资料库 DTR-8.8 BLOCK DIAGRAMS-1 AUDIO SECTION A 1 2 3 4 5 BC
12、DEFGH SPDIF RX0 RX5 MCH SR RX6 RX7 DAC_FL DAC_SL DAC_SR DAC_SBR DAC_SBL V_OUT_L V_OUT_R DAC_FR DAC FL MIX L MIX R DAC FR DAC_CT DAC_SW MCH C DAC C MCH SW DAC SW MCH SL MAIN L MAIN R DAC SL DAC CT2 DAC SW2 MCH_SBR MCH_SBL MCH_SR MCH_SL MCH_SW MCH_CT CENTER SURR LEFT SURR RIGHT ZONE2 RIGHT VCR/DVR OUT
13、 TAPE OUT SURR BACK FRONT RIGHT FRONT LEFT - FRONT RIGHT(BTL) + - FRONT LEFT(BTL) + TAPE VCR/DVR IN CBL/SAT GAME/TV DVD OUT MAIN,SUB IN 1-4 ch3 ch4 ch14 SURR BACK or Bi-AMP LEFT or Bi-AMP RIGHT RS232 RS232 Q3031 ICL3221E RIex RI INTERFACE OPTICAL IN 1 DIGITAL IN (FRONT) COAX IN 2 COAX IN 1 HDMI SPEA
14、KER TERMINALS 7 CH POWER AMPLIFIERS C SBL HDMI I/F FLASH ROM SD_RAM I2S DSD FL FR SL SR +20dB SW2 I2S I2S DSD PHONO OPTICAL IN 2 +29dB +29dB +29dB +29dB +29dB +29dB +29dB ZONE2 LEFT SBR L FRONT SURR SURR BACK R SUBWOOFER CENTER L R L R PRE OUT CD DD Type Only TUNER UNIT HD RADIO: DD Type only AM LOO
15、P ANTENNA FM ANTENNA SW R L R L ZONE2 PRE OUT/LINE OUT TONE Q4204 R2S15211FP 0dB FIX ZONE3 PRE OUT/LINE OUT ADC -6dB -6dB Q3041 CS42516 MAIN B Z2 Z3 C2 RL FL FR C SW SL SR SBL SBR Q4305 NJU7313A HEADPHONES (DVD audio,etc) Q4306 NJU7311A 0dB Video REC 0dB-6dB -6dB Q4405 CS3318 VIDEO IN AUX 2 AUX 1 Q4
16、029 TC94A46CFG ch13 ch12 ch11 ch10 ch9 ch8 ch2 RIAA XM Sirrus MAIN A DIR TONE 0dB FIX NJU7313A ch7 ch6 ch5 Q4304 NJU7312A NJU7312A 0dB FIX 0dB FIX SETUP MIC OPTICAL OUT . COAX IN 3 MULTI CHANNEL INPUT FL FR C SW SL SR SBL SBR LR L R L R L R L R L R L R L R L R L R L R PCM1796 DAC PCM1796 DAC Q3701Q3
17、721Q3741Q3761Q3781 PCM1796 DAC PCM1796 DAC PCM1796 DAC TC74VHC157FTMULTIPLEXER . . . . I2S/DSD MULTIPLEXER TC74VHC157FT Q3001 TC74VHC157FT Refer to SCHEMATIC DIAGRAM-9 and -29 (SD-9 and SD-29) for digital audio signal flow waveforms. +6dB VLSC +6dB VLSC +6dB VLSC +6dB VLSC +6dB VLSC +6dB VLSC +6dB V
18、LSC +6dB VLSC +6dB VLSC +6dB VLSC SW SW IR OUT IR IR IN B IR IN A 12V TRIGGER OUT B 12V TRIGGER CONTROL REMOTE SENSOR 12V TRIGGER OUT A 12V TRIGGER OUT C INTERFACE DSP BLOCK SD-10, 11 2nd DSP Q3501 TMS320D788E001BRFP266 or TMS320D708E001BRFP266 (SD-11) 1st DSP Q3401 TMS320D790E001BZDH275 or TMS320D7
19、10E001BZDH275 (SD-10) 3rd DSP Q3601 TMS320D707E001BRFP250 (SD-11) NET BOARD NALAN-9121 SD-20 to 27 HDMI BOARD NAHDM-9114 SD-15 to 19 NAVD-9052 SD-6 NADG-9074 SD-9 Q7001 M3087BFKBGP MAIN MICROPROCESSOR Analog SwitchVolume Audio Selector, Volume, Tone Analog Switch Analog Switch BLOCK DIAGRAMS-2 VIDEO
20、 SECTION DTR-8.8 A 1 2 3 4 5 BCDEFGH CBL/SAT VCR/DVR AUX 1 DVD GAME/TV MONITOR OUT VCR/DVR OUT MONITOR OUT VCR/DVR OUT S VIDEO OUTPUT ZONE 2 OUT AUX 2 (FRONT) CBL/SAT VCR/DVR AUX 1 DVD GAME/TV AUX 2 (FRONT) C YC YC YC YC YC Y COMPOSITE VIDEO COMPOSITE VIDEO CB1 CR1 Y2 CB2 CR2 CR3 Y3 CB3 Y1 IN 1 IN 2
21、 IN 3 Y CB CR COMPONENT VIDEO C CB CR Y Y CB CR CVBS Y C HDBSC Y CVBS HDBPY HDBPB HDBPB 24MHz MAX S VIDEO INPUT COMPOSITE VIDEO COMPONENT VIDEO HDMI BOARD NAHDM-9114 (SD-15 TO SD-19) VIDEO BOARD NAVD-9052 (SD-6) CY CY HDBCV 12MHz MAX HDBSY MONITOR OUT 1 C-DET MAIN MAIN Z2 Z2 NOTE MMP is short for MA
22、IN MICROPROCESSOR. S-DET Z2 S-DET LPF(12MHz) LPF(12MHz) LPF(12MHz) LPF(6MHz) Y CB CR MAIN Z2 Q2201 NJW1321 74HC4051 VMUT Q2012,Q2013 NJM2587 Q2012,Q2013 NJM2587 BPF(140K-6MHz) LPF(6MHz) HDAPY HDAPB HDAPR HDACV HDASC HDASY Q2206 NJM2586A 100MHz -3dB LPF(12MHz) LPF(12MHz) LPF(6MHz) LPF(6MHz) LPF(12MHz
23、) BPF(140K-6MHz) 6dBDRV DRV MMP 6dBDRV 6dBDRV 6dBDRV DRV6dB 6dBDRV . 6dB . 6dB . . 6dB 6dB 6dB . . 6dB 6dB 6dB 6dB 6dBDRV 6dBDRV 75 75 75 75 75 75 6dBDRV 6dBDRV 6dBDRV 6dBDRV 6dB MMP MMP MONITOR OUT 2 / ZONE 2 OUT MMP MMP Y CB CR VMUT Q2207 NJM2586A 100MHz -3dB 6dB 6dB 6dB Analog Switch Video Switch
24、 Video Amp Y/C Mix Refer to SCHEMATIC DIAGRAM-6, -17 and -29 (SD-6, SD-17 and SD-29) for video and HDMI signal waveforms. Q2014 MM1512 Q2027 NJU7312AM VCL VDATA VSTB Analog switch MMP BLOCK DIAGRAMS-3 HDMI SECTION DTR-8.8 A 1 2 3 4 5 BCDEFGH HDASY HDAPR HDAPB HDAPY HDACV HDASC SDA_VDVE SCL_VDVE INT_
25、VD VD_RST OERX VDOFF HDBSY HDBCV HDBSC HDBPR HDBPB HDBPY SCL_VDVE RST_VE SDA_VDVE OEDECTH VSYNC HSYNC FIELD/DE Y(P10-19)ITU656 CR(P20-29) CB(P0-09) LLC RTC OEDEC SCL_RX SDA_RX RX_RST MUTEOUT INT_RX SCDT DDCSDA1 DDCSCL1 VD_SCK VD_SI VD_STB VSYSRST VD_SO TXMUTE RXMUTE CEC_IO VSYNC VOCLK HSYNC FIELD/DE
26、 HSYNC VSYNC CR(P0,9) Y(0,9) CB(0,9) VICLK VIFLD1 VIDEN1 27MHz CR(O26-O35) Y(O14-O23) CB(O2-O11) CR(O24-O35) CB(O0-O11) Y(O12-O23) FIELD/DE HSYNC MCLK Y VSYNC ICDK CR CB SD0_3 LRCK_HDMI BCK_HDMI SCL_TX SDA_TX RST_TX INT_TX ODDC_SDA ODDC_SCL HPLGDET HDMI_POW OETX OERXTH CR Y CB TXDB RXDB RESET VSPREQ
27、/BOOT +3.3VHD +3.3VHD +3.3VHD OE444 OEEN PRODDC1 HPR_R1 VIDEO BOARD NAVD-9052 Q8701 MPD70F3716GC VIDEO MICROPROCESSOR TO MAIN MICROPROCESSOR TO MAIN MICROPROCESSOR Q8405 SN74CB3Q3305 HDMI RECIEVER Q8501 SiI9135 256 Mbit SDRAM X4 EVNODD TO DSP BOARD U8001 VX-50 IP conversion Scaler otherwise, this pi
28、n is a CMOS output. IC BLOCK DIAGRAMS AND TERMINAL DESCRIPTIONS -15 Q3401: D790E001BZDH275/D710E001BZDH275 (Audio DSP) BLOCK DIAGRAM TX-NR905/NA905 System Diagram Device Block Diagram Program/Data RAM 256K Bytes 256 256 Program/Data ROM Page1 256K Bytes 256 256 256K Bytes ROM Page3 Program/Data Prog
29、ram/Data ROM Page2 256K Bytes 3232 DMPPMP CSP32 256 Program Cache 32K Bytes 64 D1 Data R/W R/W Data D2 64 256 Program FetchINTI/O C67x+ CPU Memory Controller 32 High-Performance Crossbar Switch 32 McASP DMA Bus JTAG EMU 32 32 32 32 32 32 32 32 Peripheral Configuration Bus EMIF 32 Events In 32 MAX1MA
30、X0 32 CONTROL 32 Interrupts Out I/O dMAX McASP0 16 Serializers McASP1 6 Serializers McASP2 2 Serializers + DIT SPI1 SPI0 I2C1 I2C0 RTI32 UHPI PLL Peripheral Interrupt and DMA Events 32 32 32 32 32 256K Bytes RAM Bytes ROM 768K Memory Controller C67x+ DSP Core Program Cache Crossbar Switch EMIFUHPIdM
31、AX McASP0 SPI1 McASP1 I2C0 I2C1 RTI SPIO McASP2 PLLOSC ASYNC FLASH 100-MHz/ 133-MHz SDRAM DSP Host Microprocessor Audio Zone 1 SPI or I2C Control (optional) Audio Zone 2 Audio Zone 3 CODEC, DIR, ADC, DAC, DSD, Network Network ADC, DAC, DSD, CODEC, DIR, TDM Port Digital Out, High Speed Parallel Data
32、DSP Control SPI or I2C 6 Independent Audio Zones (3 TX + 3 RX) 16 Serial Data Pins PIN CONFIGURATION(1/2) IC BLOCK DIAGRAMS AND TERMINAL DESCRIPTIONS -16 Q3401: D790E001BZDH275/D710E001BZDH275 (Audio DSP) TX-NR905/NA905 PIN MAP PIN CONFIGURATION(2/2) IC BLOCK DIAGRAMS AND TERMINAL DESCRIPTIONS -17 Q
33、3401: D790E001BZDH275/D710E001BZDH275 (Audio DSP) TX-NR905/NA905 Bottom View 13 24 5 68 79 10 11 14 15 12 13 16 N A C B D F E L G H J K M P T R TERMINAL DESCRIPTION(1/5) BALL SIGNAL NAMETYPE(1)PULL(2)GPIO(3)DESCRIPTION NO. Clocks OSCINJ2I-N1.2-V Oscillator Input OSCOUTJ3O-N1.2-V Oscillator Output OS
34、CVDDJ4PWR-NOscillator 1.2-V VDDtap point (for filter only) OSCVSSJ1PWR-NOscillator VSStap point (for filter only) CLKINH2I-NAlternate clock input (3.3-V LVCMOS Input) PLLHVK2PWR-NPLL 3.3-V Supply Input (requires external filter) Device Reset RESETG2I-NDevice reset pin Emulation/JTAG Port TCKP1IIPUNT
35、est Clock TMSK3IIPUNTest Mode Select TDIL1IIPUNTest Data In TDOM2OZIPUNTest Data Out TRSTK4IIPDNTest Reset EMU0M1IOIPUNEmulation Pin 0 EMU1N1IOIPUNEmulation Pin 1 Power Pins Core Supply (CVDD)E6, E7, E8, E9, E10, E11, G5, G12, H5, H12, J5, J12, K5, K12, M6, M7, M8, M9, M10, M11 IO Supply (DVDD)A2, A
36、15, B1, B16, D4, D5, D12, D13, E4, E13, J14, M4, M13, N5, N12, P8, R1, R16, T2, T15 A1, A7, A10, A16, E5, E12, F5, F6, F7, F8, F9, F10, F11, F12, G1, G6, G7, G8, G9, G10, G11, G16, H3, Ground (VSS)H6, H7, H8, H9, H10, H11, J6, J7, J8, J9, J10, J11, K1, K6, K7, K8, K9, K10, K11, K16, L5, L6, L7, L8,
37、L9, L10, L11, L12, M5, M12, T1, T7, T10, T16 A TERMINAL DESCRIPTION(2/5) IC BLOCK DIAGRAMS AND TERMINAL DESCRIPTIONS -18 Q3401: D790E001BZDH275/D710E001BZDH275 (Audio DSP) TX-NR905/NA905 BALL SIGNAL NAMETYPE(1)PULL(2)GPIO(3)DESCRIPTION NO. External Memory Interface (EMIF) Address and Control EM_A0J1
38、6O-N EM_A1J15O-N EM_A2K15O-N EM_A3L16O-N EM_A4L15O-N EM_A5M16O-N EM_A6M15O-NEMIF Address Bus EM_A7N16O-N EM_A8N15O-N EM_A9P16O-N EM_A10H15O-N EM_A11P15O-N EM_A12P12OIPDN EM_BA0G15O-N SDRAM Bank Address and Asynchronous Memory Low-Order Address EM_BA1H16O-N EM_CS0F15O-NSDRAM Chip Select EM_CS2E15O-NA
39、synchronous Memory Chip Select EM_CASR3O-NSDRAM Column Address Strobe EM_RASF16O-NSDRAM Row Address Strobe EM_WET3O-NSDRAM Write Enable EM_CKET14O-NSDRAM Clock Enable EM_CLKR14O-NSDRAM Clock EM_WE_DQM0R4O-NWrite Enable or Byte Enable for EM_D7:0 EM_WE_DQM1T13O-NWrite Enable or Byte Enable for EM_D15
40、:8 EM_WE_DQM2P13OIPUNWrite Enable or Byte Enable for EM_D23:16 EM_WE_DQM3R15OIPUNWrite Enable or Byte Enable for EM_D31:24 EM_OED15O-NSDRAM Output Enable EM_RWE16O-NAsynchronous Memory Read/not Write Asynchronous Wait Input (Programmable Polarity) or EM_WAITD14IIPUN Interrupt (NAND) (1)TYPE column r
41、efers to pin direction in functional mode. If a pin has more than one function with different directions, the functions are separated with a slash (/). (2)PULL column: IPD = Internal Pulldown resistor IPU = Internal Pullup resistor (3)If the GPIO column is Y, then in GPIO mode, the pin is configurab
42、le as an IO unless otherwise marked. A TERMINAL DESCRIPTION(3/5) IC BLOCK DIAGRAMS AND TERMINAL DESCRIPTIONS -19 Q3401: D790E001BZDH275/D710E001BZDH275 (Audio DSP) TX-NR905/NA905 BALL SIGNAL NAMETYPE(1)PULL(2)GPIO(3)DESCRIPTION NO. External Memory Interface (EMIF) Data Bus / Universal Host-Port Inte
43、rface (UHPI) Address Bus Option EM_D0T8IO-N EM_D1R8IO-N EM_D2R7IO-N EM_D3T6IO-N EM_D4R6IO-N EM_D5T5IO-N EM_D6R5IO-N EM_D7T4IO-N EMIF Data Bus Lower 16 Bits EM_D8R13IO-N EM_D9T12IO-N EM_D10R12IO-N EM_D11T11IO-N EM_D12R11IO-N EM_D13R10IO-N EM_D14T9IO-N EM_D15R9IO-N EM_D16/UHPI_HA0N7IO/IIPDN EM_D17/UHP
44、I_HA1P6IO/IIPDN EM_D18/UHPI_HA2N6IO/IIPDN EM_D19/UHPI_HA3P5IO/IIPDN EM_D20/UHPI_HA4P4IO/IIPDN EM_D21/UHPI_HA5P3IO/IIPDN EM_D22/UHPI_HA6N4IO/IIPDN EM_D23/UHPI_HA7R2IO/IIPDN EMIF Data Bus Upper 16 Bits (IO) or UHPI Address Input (I) EM_D24/UHPI_HA8P11IO/IIPDN EM_D25/UHPI_HA9N11IO/IIPDN EM_D26/UHPI_HA1
45、0P10IO/IIPDN EM_D27/UHPI_HA11N10IO/IIPDN EM_D28/UHPI_HA12P9IO/IIPDN EM_D29/UHPI_HA13N9IO/IIPDN EM_D30/UHPI_HA14N8IO/IIPDN EM_D31/UHPI_HA15P7IO/IIPDN A TERMINAL DESCRIPTION(4/5) IC BLOCK DIAGRAMS AND TERMINAL DESCRIPTIONS -20 Q3401: D790E001BZDH275/D710E001BZDH275 (Audio DSP) TX-NR905/NA905 BALL SIGN
46、AL NAMETYPE(1)PULL(2)GPIO(3)DESCRIPTION NO. Universal Host-Port Interface (UHPI) Data and Control UHPI_HD0K13IOIPDY UHPI_HD1K14IOIPDY UHPI_HD2M14IOIPDY UHPI_HD3L13IOIPDY UHPI_HD4L14IOIPDY UHPI_HD5N13IOIPDY UHPI_HD6N14IOIPDY UHPI_HD7P14IOIPDY UHPI Data Bus Lower 16 Bits UHPI_HD8E14IOIPDY UHPI_HD9F14I
47、OIPDY UHPI_HD10F13IOIPDY UHPI_HD11G14IOIPDY UHPI_HD12G13IOIPDY UHPI_HD13H14IOIPDY UHPI_HD14H13IOIPDY UHPI_HD15J13IOIPDY UHPI_HD16/HHWILH1IO/IIPDY UHPI_HD17G3IOIPDY UHPI_HD18G4IOIPDY UHPI_HD19F3IOIPDY UHPI_HD20F4IOIPDY UHPI Data Bus Upper 16 Bits (IO) in the following modes: UHPI_HD21E3IOIPDY Fullwor
48、d Multiplexed Address and Data UHPI_HD22D3IOIPDY Fullword Non-Multiplexed UHPI_HD23C3IOIPDY UHPI_HHWIL (I) on pin UHPI_HD16/HHWIL and GPIO on UHPI_HD24P2IOIPDY other pins in the following mode: UHPI_HD25N2IOIPDY Half-word Multiplexed Address and Data In this mode, UHPI_HHWIL indicates whether the hi
49、gh or UHPI_HD26N3IOIPDY low half-word is being addressed. UHPI_HD27M3IOIPDY UHPI_HD28L3IOIPDY UHPI_HD29L4IOIPDY UHPI_HD30L2IOIPDY UHPI_HD31H4IOIPDY Universal Host-Port Interface (UHPI) Control UHPI_HBE0C6IIPDYUHPI Byte Enable for UHPI_HD7:0 UHPI_HBE1C5IIPDYUHPI Byte Enable for UHPI_HD15:8 UHPI_HBE2C4IIPDYUHPI Byte Enable for UHPI_HD23:16 UHPI_HBE3B2IIPDYUHPI Byte Enable for UHPI_HD31:24 UHPI_HCNTL0D9IIPDY UHPI Control Inputs Select Access Mode UHPI_HCNTL1C10IIPDY UHPI Host Address Strobe for Hosts with Multiplexed UHPI_HASC9IIPDY Address/Data bus UHPI_HRWD8IIPDYUHPI R