Onkyo-TXSR8460-avr-sm 电路图 维修手册.pdf

《Onkyo-TXSR8460-avr-sm 电路图 维修手册.pdf》由会员分享，可在线阅读，更多相关《Onkyo-TXSR8460-avr-sm 电路图 维修手册.pdf（203页珍藏版）》请在收音机爱好者资料库上搜索。

1、MD-2000TX-SR604/604E/8460 SERVICE MANUAL Ref. No. 3948 072006 AV RECEIVER MODEL TX-SR604 MODEL TX-SR604E MODEL TX-SR8460 TX-SR604 Black, Golden and Silver models 230-240V AC, 50Hz 120V/220-240V AC, 50/60Hz 220-230V AC, 50/60Hz B MPA, S MPA B MWT, B MWO, G MWT, G MWO G MGR, G MGQ, G MGK TX-SR604E Bla

2、ck and Silver models 230-240V AC, 50HzB MPP, S MPP TX-SR8460 Golden model 220-230V AC, 50/60HzG MGR RC-651M SAFETY-RELATED COMPONENT WARNING! COMPONENTS IDENTIFIED BY MARK ON THE SCHEMATIC DIAGRAM AND IN THE PARTS LIST ARE CRITICAL FOR RISK OF FIRE AND ELECTRIC SHOCK. REPLACE THESE COMPONENTS WITH O

3、NKYO PARTS WHOSE PART NUMBERS APPEAR AS SHOWN IN THIS MANUAL. MAKE LEAKAGE-CURRENT OR RESISTANCE MEASUREMENTS TO DETERMINE THAT EXPOSED PARTS ARE ACCEPTABLY INSULATED FROM THE SUPPLY CIRCUIT BEFORE RETURNING THE APPLIANCE TO THE CUSTOMER. MUTING PREVIOUS MENU GUIDE TOP MENU SETUPRETURN PLAYLIST/CATP

4、LAYLIST/CAT RANDOMSUBTITLE PLAY MODE AUDIOREPEAT RC- 651M -/- TAPE MD/CDR HDD CABLE ON/STANDBY DIMMER ENTD TUN SLEEP 101112 INPUT SELECTOR HDDDVDVCR REMOTE MODE ZONE2 V1 V4 V2V3 CDTAPETUNER DVDMULTI CH LISTENING MODE TV DISPLAY TESTTONECH SEL SURROUNDSTEREO CINE FLTR LEVEL+LEVEL- L NIGHT VOLVOL SAT

5、VCR TV DVDRECEIVER CD INPUT +10 0CLR 123 456 789 ENTER CH DISC ALBUM TX-SR604 B MDD, B MDC, S MDC120V AC, 60Hz RadioFans.CN 收音机爱 好者资料库 TX-SR604/E604/8460 Specifications Amplifier Section Video Section Tuner Section FM AM General Video Inputs Video Outputs Audio Inputs Audio Outputs Specfications and

6、 features are subject to change without notice. Rated Output Power (FTC) All channels:90 watts minimum continuous power per channel, 8 ohm loads, 2 channels driven from 20 Hz to 20 kHz, with a maximum total harmonic distortion of 0.08% 110 watts minimum continuous power per channel, 8 ohm loads, 2 c

7、hannels driven at 1 kHz, with a maximum total harmonic distortion of 0.9% 115 watts minimum continuous power per channel, 6 ohm loads, 2 channels driven at 1 kHz, with a maximum total harmonic distortion of 0.1% Rated Output Power (IEC) 7 ch 150 W at 6 ohms, 1 kHz, 1 ch driven Maximum Output Power (

8、JEITA) 7 ch 185 W at 6 ohms, 1 kHz, 1 ch driven Dynamic Power225 W + 225 W (3 ohm , Front) 170 W + 170 W (4 ohm , Front) 105 W + 105 W (8 ohm , Front) THD (Total Harmonic Distortion)0.08% (Power Rated) Damping Factor60 (Front, 1 kHz, 8 ohm ) Input Sensitivity and Impedance200 mV/47 k ohm (LINE) Outp

9、ut Level and Impedance200 mV/470 ohm (REC OUT) Frequency Response10 Hz - 100 kHz/+1 dB - 3 dB (Direct mode) Tone Control10 dB, 50 Hz (BASS) 10 dB, 20 kHz (TREBLE) Signal to Noise Ratio106 dB (LINE, IHF-A) Speaker ImpedanceNorth American: 6 ohm -16 ohm Others: 4 ohm -16 ohm or 6 ohm -16 ohm Input Sen

10、sitivity/Output Level and Impedance1 Vp-p/75 ohm (Component and S-Video Y) 0.7 Vp-p/75 ohm (Component PB/CB, PR/CR) 0.28 Vp-p/75 ohm (S-Video C) 1 Vp-p/75 ohm (Composite) Component Video Frequency Response5 Hz - 50 MHz Tuning Frequency RangeNorth American: 87.5 MHz - 107.9 MHz Others: 87.5 MHz - 108

11、.0 MHz Usable SensitivityStereo: 22.2 dBf (75 ohm IHF) Mono: 15.2 dBf (75 ohm IHF) Signal to Noise RatioStereo: 67 dB (IHF-A) Mono: 73 dB (IHF-A) THDStereo: 0.5% (1 kHz) Mono: 0.3% (1 kHz) Frequency Response30 Hz - 15 kHz/1 dB Stereo Separation40 dB (1 kHz) Tuning Frequency RangeNorth American: 530

12、kHz - 1710 kHz European: 522 kHz - 1611 kHz Others: 522/530 kHz - 1611/1710 kHz Usable Sensitivity300 V/m Signal to Noise Ratio40 dB THD0.7% Power SupplyNorth American: AC 120 V, 60 Hz European: AC 230 - 240 V, 50 Hz Others:AC 120/220 - 240 V, 50/60 Hz AC 220 - 230 V, 50/60 Hz Power ConsumptionNorth

13、 American: 7 A European: 630 W Others: 630/670 W Standby Power ConsumptionNorth American: 0.1 W European: 0.3 W Others: 0.5 W Dimensions (W H D)435 174 377 mm 17-1/8 6-7/8 14-13/16 Weight11.4 kg 25.1 lbs. HDMIIN1, IN2 ComponentIN1, IN2, IN3 S-VideoDVD, VIDEO1, VIDEO2, VIDEO 3, VIDEO4 CompositeDVD, V

14、IDEO1, VIDEO2, VIDEO3, VIDEO4 HDMIOUT ComponentOUT S-VideoMONITOR, VIDEO1, VIDEO2 CompositeMONITOR, VIDEO1, VIDEO2 Digital InputsOptical: 4 (1 on Front Panel) Coaxial: 2 Analog InputsDVD (MULTICHANNEL), VIDEO1, VIDEO2, VIDEO3, VIDEO4, TAPE, CD Multichannel Inputs7.1 Digital Output1 Analog OutputsTAP

15、E, VIDEO1, VIDEO2, ZONE2 Subwoofer Pre Output1 Speaker OutputsL, R, C, SL, SR, SBL, SBR, ZONE2 (L/R) Phones1 IR Input1 12V Trigger Out1 (ZONE2) RadioFans.CN 收音机爱 好者资料库 TX-SR604/604E/8460 SERVICE PROCEDURE 1. Replacing the fuses This symbol located near the fuse indicates that the fuse used is show o

16、perating type, For continued protection against fire hazard, replace with same type fuse, For fuse rating, refer to the marking adjacent to the symbol. Ce symbole indique que le fusible utilise est e lent. Pour une protection permanente, nutiliser que des fusibles de meme type. Ce demier est indique

17、 la qu le present symbol est apposre. 2. To initialize the unit The AV receiver uses a battery-less memory backup system in order to retain radio presets and other settings when its unplugged or in the case of a power failure. Although no batteries are required, the AV receiver must be plugged into

18、an AC outlet in order to charge the backup system. Once it has been charged, the AV receiver will retain the settings for several weeks, although this depends on the environment and will be shorter in humid climates. 1. Press and hold down the VIDEO 1/VCR 1 button, then press the STANDBY/ON button w

19、hen the unit is Power on. 2. After Clear is displayed, the preset memory and each mode stored in the memory are initialized and will return to the factory settings. 4. Memory Backup Main microprocessor Q701 only. 1. Press and hold down the DISPLAY button , then press the STANDBY/ON button when the u

20、nit is Power on. The version is displayed on FL display for 3 seconds. 2. Press the STANDBY/ON button to Power off. 3. To check the version of microprocessor Main1.01/05305A Ex. REF NO.PART NAMEDESCRIPTIONPART NO.REMARKS F901FUSE10A-UL/T-233252330GR!, F901 orFUSE10A-T/UL-ST2252333GR!, F901 orFUSE5A-

21、SE-TL250V252278GR!, F902FUSE5A-SE-EAK252078GR!, F902 orFUSE5A-SE-TL250V252278GR!, F910FUSE5A-UL/T-233252326GR! F910 orFUSE5A-T/UL-ST2252258GR! F6901FUSE12A-TUL-250V252301GR! F6902FUSE12A-TUL-250V252301GR! : TX-SR604 Korean model : TX-SR604 Hong kong model : TX-SR604 not connected if external clock s

22、ource is used. 29XTALIInput terminal for 27MHz crystal oscillator or connection for external oscillator with CMOS-compatible square wave clock signal 36PWRDNIPower-Down Enable. A logical low will place part in a power-down status. 37ELPFIThis pin is used for the External Loop Filter that is required

23、 for the LLC PLL. 38PVDDP 39PVSSG HS or Horizontal Sync. A dual-function pin, (OM_SEL1:0 = 0, 0) is a programmable horizontal sync output signal. The rising and falling edges can be controlled by HSB9:0 and HSE9:0 in steps of 2 LLC1. The polarity of the HS signal is controlled by the PHS bit. HACTIV

24、E (OM_SEL1:0= 1, 0 or 0, 1) is an output signal that is active during the active/viewable period of a video line. The active portion of a video line is programmable on the ADV7183. The polarity of HACTIVE is controlled by PHS bit. 2 Q4001: ADV7183 (Advanced Video Decoder with 10-Bit ADC and Componen

25、t Input Support) TX-SR604/604E/8460 IC BLOCK DIAGRAM AND TERMINAL DESCRIPTIONS -5 PinMnemonicInput/OutputFunction 40, 47, 53, 56, 63 41, 43, 45, 57, 59, 61 42, 44, 46, 58, 60, 62 48, 49 50 51 52 54, 55 64 65 66 67 68 69 70 77 78 79 80 AVSS AVSS1-6 AIN1-6 CAPY1-2 AVDD REFOUT CML CAPC1-2 ISO ALSB SDAT

26、A SCLK VREF/VRESET HREF/HRESET RD DV FIELD G G I I P O O I I/O I I I/O I O O I O I O Ground for Analog Supply Analog Input Channels. Ground if single-ended mode is selected. These pins should be connected directly to REFOUT when differential mode is selected. ADC Capacitor Network Analog Supply Volt

27、age (5 V) Internal Voltage Reference Output Common-Mode Level for ADC ADC Capacitor Network System Reset Input. Active Low. Input Switch Over. A low to high transition on this input indicates to the decoder core that the input video source has been changed externally and configures the decoder to re

28、acquire the new timing information of the new source. This is useful in applications where external video muxes are used. This input gives the advantage of faster locking to the external muxed video sources. A low to high transition triggers this input. TTL Address Input. Selects the MPU address: MP

29、U address = 88h ALSB = 0, disables I C filter 2 MPU address = 8Ah ALSB = 1, enables I C filter 2 MPU Port Serial Data Input/Output MPU Port Serial Interface Clock Input VREF or Vertical Reference Output Signal. Indicates start of next field. VRESET or Vertical Reset Output is a signal that indicates

30、 the beginning of a new field. In SCAPI/CAPI mode this signal is one clock wide and active low relative to CLKIN. It immediately follows the HRESET pixel, and indicates that the next active pixel is the first active pixel of the next field. HREF or Horizontal Reference Output Signal. A dual-function

31、 pin (enabled when Line-Locked Interface is selected, OM_SEL1:0 = 0,0), this signal is used to indicate data on the YUV output. The positive slope indicates the beginning of a new active line; HREF is always 720 Y samples long. HRESET or Horizontal Reset Output (enabled when SCAPI or CAPI is selecte

32、d, OM_SEL1:0 = 0, 1 or 1, 0) is a signal that indicates the beginning of a new line of video. In SCAPI/CAPI this signal is one clock cycle wide and is output relative to CLKIN. It immediately follows the last active pixel of a line. The polarity is controlled via PHVR. Asynchronous FIFO Read Enable

33、Signal. A logical high on this pin enables a read from the output of the FIFO. Output Enable Controls Pixel Port Outputs. A logic high will three-state P19-P0. ODD/EVEN Field Output Signal. An active state indicates that an even field is being digitized. The polarity of this signal is controlled by

34、the PF bit. Video Analog Input Channels DV or Data Valid Output Signal. In SCAPI/CAPI mode, DV performs to functions, depending on whether SCAPI or CAPI is selected. It toggles high when the FIFO has reached the AFF margin set by the user, and remains high until the FIFO is empty. The alternative mo

35、de is where it can be used to control FIFO reads for bursting information out of the FIFO. In API mode DV indicates valid data in the FIFO, which includes both pixel information and control codes. The polarity of this pin is controlled via PDV. OE RESET Q4001: ADV7183 (Advanced Video Decoder with 10

36、-Bit ADC and Component Input Support) TERMINAL DESCRIPTION (2/2) LRCK BICK SDTI Audio Data Interface MCLK PDN Modulator AOUTL 8X Interpolator SCF LPF AOUTR VDD VSS VCOM De-emphasis Control P/S P Interface Clock Divider SMUTE/CSN ACKS/CCLK DIF0/CDTI Modulator 8X Interpolator DZFR DZFL SCF LPF ATT ATT

37、 1 MCLK LRCK BICK SMUTE/CSN ACKS/CCLK DIF0/CDTI Top View 2 3 4 5 6 7 8 DZFL DZFR VSS VDD VCOM AOUTL AOUTR P/S 16 15 14 13 12 11 10 9 PDN SDTI No. Pin Name I/O Function 1 MCLK I Master Clock Input Pin An external TTL clock should be input on this pin. 2 BICK I Audio Serial Data Clock Pin 3 SDTI I Aud

38、io Serial Data Input Pin 4 LRCK I L/R Clock Pin 5 PDN I Power -Down Mode Pin When at “L”, the AK4384 is in the power-down mode and is held in reset. The AK4384 should always be reset upon power-up. SMUTE I Soft Mute Pin in parallel mode “H”: Enable, “L”: Disable 6 CSN I Chip Select Pin in serial mod

39、e ACKS I Auto Setting Mode Pin in parallel mode “L”: Manual Setting Mode, “H”: Auto Setting Mode 7 CCLK I Control Data Clock Pin in serial mode DIF0 I Audio Data Interface Format Pin in parallel mode 8 CDTI I Control Data Input Pin in serial mode 9 P/S I Parallel/Serial Select Pin (Internal pull-up

40、pin) “L”: Serial control mode, “H”: Parallel control mode 10 AOUTR O Rch Analog Output Pin 11 AOUTL O Lch Analog Output Pin 12 VCOM O Common Voltage Pin, VDD/2 Normally connected to VSS with a 0.1mF ceramic capacitor in parallel with a 10m F electrolytic cap. 13 VSS - Ground Pin 14 VDD - Power Suppl

41、y Pin 15 DZFR O Rch Data Zero Input Detect Pin 16 DZFL O Lch Data Zero Input Detect Pin BLOCK DIAGRAM TERMINAL DESCRIPTION PIN CONFIGURATION TX-SR604/604E/8460 Q2002: AK4384 (192kHz 24-Bit 2ch DAC ) IC BLOCK DIAGRAMS AND TERMINAL DESCRIPTIONS -6 TX-SR604/604E/8460 Buf Cout4 V6 V7 V8 BIAS CY1 CY2 PB1

42、 PB2 PR1 PR2 CY4 PB4 PR4 PB3 CY3 PR3 75EVout2 Y6 Y7 Y8 C6 C7 C8 PB6 PB5 CY6 CY5 PR6 PR5 6dB Buf Vout1 75E 75E CYout2 CYout3 6dB 6dB 75E 75E Yout3 Yout4 75EYout2 6dB Buf Yout1 75E 75E Cout2 Cout3 75ECout1 6dB 75E 75E PBout1 PBout2 6dB 6dB 75E 75E PRout1 PRout2 6dB 6dB 75E 75E Vout4 Vout3 V1 V2 V3 V4

43、4/6dB V5 Y1 Y2 Y3 Y4 4/6dB Y5 C1 C2 C3 C4 4/6dB C5 Vout2-FB Vout4-FB Vout3-FB Yout3-FB Yout4-FB Yout2-FB CYout2-FB CYout3-FB VCCGNDMUTE SCL SDA Logic O1 O2 IC BLOCK DIAGRAM AND TERMINAL DESCRIPTIONS -7 Q4002: AN15881A (Video SW for TV with Multi-signal 14 Inputs and 4 Outputs) BLOCK DIAGRAM TX-SR604

44、/604E/8460 PR5 signal inputInPR534 PR4 signal inputInPR433 PR3 signal inputInPR332 DescriptionTypePin namePin No. PR2 signal inputInPR231 PR1 signal inputInPR130 PB6 signal inputInPB629 PB1 signal inputInPB124 CY6 signal inputInCY623 CY5 signal inputInCY522 CY4 signal inputInCY421 CY3 signal inputIn

45、CY320 CY2 signal inputInCY219 CY1 signal inputInCY118 Bias voltageOutputBIAS17 PR6 signal inputInPR635 PB5 signal inputInPB528 PB4 signal inputInPB427 PB3 signal inputInPB326 PB2 signal inputInPB225 Chrominance signal input 8InC816 Chrominance signal input 7InC715 Chrominance signal input 6InC614 Gr

46、oundGroundGND113 Chrominance signal input 5InC512 Chrominance signal input 4InC411 Chrominance signal input 3InC310 Chrominance signal input 2InC29 Chrominance signal input 1InC18 5.0V power supplyPower supplyVCC17 Luminance signal input 8InY86 Luminance signal input 7InY75 Luminance signal input 6I

47、nY64 Luminance signal input 5InY53 Luminance signal input 4InY42 Luminance signal input 3InY31 IC BLOCK DIAGRAM AND TERMINAL DESCRIPTIONS -8 Q4002: AN15881A (Video SW for TV with Multi-signal 14 Inputs and 4 Outputs) TERMINAL DESCRIPTION (1/3) TX-SR604/604E/8460 VOUT2 feedback inputInVOUT2-FB67 VOUT

48、2 signal outputOutVOUT268 VOUT1 signal outputOutVOUT169 VOUT3 signal outputOutVOUT366 VOUT3 feedback inputInVOUT3-FB65 I2C bus clock inputInSCL70 I2C bus data inputInSDA64 YOUT2 signal outputOutYOUT259 YOUT1 signal outputOutYOUT160 5.0V power supplyPower supplyVCC361 VOUT4 feedback inputInVOUT4-FB62

49、 VOUT4 signal outputOutVOUT463 DescriptionTypePin namePin No. YOUT2 feedback inputInYOUT2-FB58 YOUT3 signal outputOutYOUT357 YOUT3 feedback inputInYOUT3-FB56 YOUT4 signal outputOutYOUT455 YOUT4 feedback inputInYOUT4-FB54 GroundGroundGND353 COUT1 signal outputOutCOUT152 COUT2 signal outputOutCOUT251 COUT3 signal outputOutCOUT350 5.0V power supplyPower supplyVCC249 COUT4 signal outputOut