《Pioneer-MJD508-mdr-sm电路图 维修手册.pdf》由会员分享，可在线阅读，更多相关《Pioneer-MJD508-mdr-sm电路图 维修手册.pdf（78页珍藏版）》请在收音机爱好者资料库上搜索。
1、ORDER NO. PIONEER ELECTRONIC CORPORATION4-1, Meguro 1-Chome, Meguro-ku, Tokyo 153-8654, Japan PIONEER ELECTRONICS SERVICE, INC. P.O. Box 1760, Long Beach, CA 90801-1760, U.S.A. PIONEER ELECTRONIC (EUROPE) N.V . Haven 1087, Keetberglaan 1, 9120 Melsele, Belgium PIONEER ELECTRONICS ASIACENTRE PTE. LTD
2、. 253 Alexandra Road, #04-01, Singapore 159936 PIONEER ELECTRONIC CORPORATION 1999 7. GENERAL INFORMATION .49 7.1 DIAGNOSIS.49 7.1.1 TROUBLESHOOTING .49 7.1.2 DISASSEMBLY .52 7.2 PARTS .55 7.2.1 IC .45 7.2.2 DISPLAY .66 8. PANEL FACILITIES AND SPECIFICATIONS .68 MINIDISC RECORDER RRV2144 MJ-D508 1.
3、SAFETY INFORMATION.2 2. EXPLODED VIEWS AND PARTS LIST .4 3. BLOCK DIAGRAM AND SCHEMATIC DIAGRAM .12 4. PCB CONNECTION DIAGRAM .28 5. PCB PARTS LIST.37 6. ADJUSTMENT.41 CONTENTS TZZE MAY 1999 Printed in Japan TypePower Requirement Remarks Model MJ-D508 THIS MANUAL IS APPLICABLE TO THE FOLLOWING MODEL
4、(S) AND TYPE(S). KUXJAC120V MYXJAC220230V MYXJGR/FRAC220230V NVXJAC230V DAC MODE INPUT SELECTOR DISPLAY /CHARA NAME CLIP REC/PLAY MODE SYNCHRO REC DIGITAL REC LEVEL 4? ANALOG REC LEVEL EDIT/NO !? it is not meant for the casual do-it-yourselfer. Qualified technicians have the necessary test equipment
5、 and tools, and have been trained to properly and safely repair complex products such as those covered by this manual. Improperly performed repairs can adversely affect the safety and reliability of the product and may void the warranty. If you are not qualified to perform the repair of this product
6、 properly and safely, you should not risk trying to do so and refer the repair to a qualified service technician. WARNING This product contains lead in solder and certain electrical parts contain chemicals which are known to the state of California to cause cancer, birth defects or other reproductiv
7、e harm. Health normally connected to GND when used. 15TEST1I 16TEST2ITest-use input; Encoder/Servo Mode and ATRAC Mode changeover No.NameI/O Description 17X176KOOClock output; f = 176.4kHz (4fs) 18FODRFOFocus servo forward output; PWM 19FODRROFocus servo reverse output; PWM 20TRDRFOTracking servo fo
8、rward output; PWM 21TRDRROTracking servo reverse output; PWM 22SLDRFOSlide servo forward output; PWM 23SLDRROSlide servo reverse output; PWM 24SPDRFOSpindle servo forward output or spindle servo output; PWM 25SPDRROSpindle servo reverse output or spindle rotation forward/reverse changeover 26RAA3OAd
9、dress output to external D-RAM; ADR3 27RAA2OAddress output to external D-RAM; ADR2 28RAA1OAddress output to external D-RAM; ADR1 29RAA0OAddress output to external D-RAM; ADR0 (LSB) 30RAA10OAddress output to external D-RAM; ADR10 (MSB) 31VDD2Power supply for DRAM interface Pin Assignment (Top view) P
10、in Function MJ-D508 61 No.NameI/O Description 32RAA4Address output to external D-RAM; ADR4 |O | 36RAA8Address output to external D-RAM; ADR8 37RAOEXOData output enable signal output to external D- RAM 38DGNDDigital GND 39RACASXOColumn address strobe signal output to external D-RAM 40RAD2I/OExternal
11、DRAM and data input/output; D2 41RAD3I/OExternal D-RAM and data input/output; D3 (MSB) 42RAA9OAddress output to external D-RAM; ADR9 43RARASXOLow address strobe signal output to external D- RAM 44RAWEXOData write enable signal output to external D- RAM 45RAD1I/OExternal D-RAM and data input/output;
12、D1 46RAD0I/OExternal D-RAM and data input/output; D0 (LSB) 47TCRSOTrack cross signal 48ACRCEROADIP CRC error flag monitor output 49PLCKOEFM PLL clock output during Play 50EFM0OEFM signal output during Record; C1F (C1 error flag) monitor output during Play. 51X700KOOClock output; f = 705.6kHz; clock
13、is not output when RSTX = 0. 52EXPORT0OMicrocomputer extension output port 0 53EXPORT1OMicrocomputer extension output port 1 54TESO1OMicrocomputer extension output port 2 during PLLLR changeover 55TEST3I/OMicrocomputer extension output port 3 during PLLOSC changeover 56TEST4I/OMicrocomputer extensio
14、n output port 4 during EXTCLK changeover 57CDDATAI/OCD data input for high-speed dubbing; micro- computer extension port 5 during changeover 58CDLRCKI/OCD LR clock input for high-speed dubbing; microcomputer extension port 6 during changeover 59CDBCLKI/OCD bit clock input for high-speed dubbing; mic
15、rocomputer extension port 7 during changeover 60VXIIPLL clock input for varying pitch 61VPOOPLL phase error input for varying pitch 62VDD1Digital power supply 63DGNDDigital GND 64XII Oscillation circuit input; 33.8688MHz 65XOO No.NameI/O Description 66DINIDigital input signal 67DOUTODigital output s
16、ignal 68PLLBVCCapacitor connection terminal for PLLB signal 69DGNDDigital GND 70LRCKOMusic data Lch/Rch changeover output 71BCLKOMusic data shift lock 72DFCKOClock for AD/DA converter digital filter; 256fs 73ADDATAIAudio data input 74DADATAOAudio data output 75FEMONOFocus error signal monitor output
17、 76TOTMONOTotal signal monitor output 77TEMONOTracking error signal monitor output 78SBCKIDIN sub code readout clock; EIAJ CP-309 format 79SBOODIN sub code serial data; EIAJ CP-309 format 80SBSYODIN sub code block synchronization signal; EIAJ CP-309 format 81SFSYODIN sub code frame synchronization s
18、ignal; EIAJ CP-309 format 82FOKOFocus OK detection signal; 0: Focus OK 83SENSEOServo status detection signal; 1: Auto Move/ Auto Jump/Auto Focus lead-in in progress 84COUTOTrack cross signal output 85MCCKOClock output for microcomputer; clock is output even when RSTX = 0. 86DINTXOInterrupt Request o
19、utput signal for system computer interface 87VDD1Digital power supply 88DGNDDigital GND 89RSTXITip reset input; reset with L (NOTE) 90SYD0I/OSystem computer interface data bus terminal; (LSB) 91SYD1 |I/OSystem computer interface data bus terminal 96SYD6 97SYD7I/OSystem computer interface data bus te
20、rminal; (MSB) 98SYWRXISystem computer interface register write pulse input 99SYRDXISystem computer interface register read pulse input 100SYRSISystem computer interface register select input Terminals denoted with an asterisk (*) are (Open) terminals that are not externally connected. NOTE) Set RSTX
21、 to L when the power is being turned ON or after it has been turned ON. MJ-D508 62 PDG240A (IC701: DISPLAY UNIT ASSY) System Control -com Block Diagram Pin Assignment (Top view) MJ-D508 63 No.NameI/O Description 1G1/A1Output terminals used jointly for the FDP timing signal (grid connection) and the
22、2G0/A0O/Osegment signal (anode connection). 3NCNC (connected to VDD) 4PE0/INT0/EC0 I/I/ITimer/counter external event input terminal 5PE1/INT1/EC1 6PE2/INT2I/IExternal interrupt request input terminal 7PE3/INT3/NMII/I/INonmaskable interrupt request input terminal 8PE4/RMCI/IRemote control reception c
23、ircuit input terminal 9PE5 10PE6/PWMO/O14 bit PWM output terminal 11PE7/TO/ADJO/O/O16 bit timer/counter rectangular waveform output, 32 kHz oscillation division output terminal 12PC0/KR0Key return input terminal for performing of |IO/Ikey scanning with the FDP segment signal 19PC7/KR7 20PB0/CINTIO/I
24、External capture input terminal to the 16 bit timer/counter 21PB1/CS0ISerial interface (CH0) chip select input terminal 22PB2/SCK0IO/IO Serial clock (CH0) Input/Output terminal 23PB3/SI0IO/ISerial data (CH0) input terminal 24PB4/SO0IO/OSerial data (CH0) output terminal 25PB5/SCK1IO/IO Serial clock (
25、CH1) Input/Output terminal 26PB6/SC1IO/ISerial data (CH1) input terminal 27PB7/SO1IO/OSerial data (CH1) output terminal 28AVREFA/D converter reference voltage input terminal 29PA0/AN0 |I/OA/D converter analog input terminal 36PA7/AN7 37AVssA/D converter GND terminal 38RSTSystem reset terminal, L: Ac
26、tive 39EXTALISystem clock oscillation crystal connection terminal 40XTALO 41VssGND terminal 42TXOCrystal connection terminal for 32 kHz timer counter clock oscillation 43TEXI 44VDDPositive power supply terminal 45VFDPFDP voltage supply terminal when the internal resistor is specified by the mask opt
27、ion. No.NameI/O Description 46PD0/A55 | 53PD7/A48 54PF0/A47 | 61PF7/A40 62PG0/A39FDP segment signal (anode connection) |O/Ooutput terminal 69PG7/A32 70PH0/A31 | 77PH7/A24 78A23 |O 85A16 86G15/A15Output terminals for FDP timing signal |O/O(grid connection) and segment signal 88G13/A13(anode connectio
28、n) 89VDDPositive power supply terminal 90G12/A12Output terminals for FDP timing signal |O/O(grid connection) and segment signal 100G2/A2(anode connection) Note: The NC terminal of pin 3 must be connected to VDD. Connect the VDD terminals of pin 44 and pin 89 both to VDD. Pin Function MJ-D508 64 No.
29、Name Description 1NCNot connected 2VccPower supply 3CSChip selection input 4SKSerial clock input 5DIStart bit, operation code, address, and serial data input 6DOSerial data output, READY/BUSY internal status indication output 7GNDGround 8NCNot connected BD7910FV (IC116: CORE MAIN UNIT ASSY) Head Dri
30、ver No.Name Description 6PDGNDPredrive GND 7EFMEFM signal input 8MUTEMute control 9N.C. 10N.C.Not used 11N.C. 12VOD2Sink output (lower side power MOS drain) 13VSSH-bridge GND (lower side power MOS source) 14VOD1Sink output (lower side power MOS drain) 15VOS1Source output (upper side power MOS source
31、) 16VDDH-bridge power supply (upper side power MOS drain) 17VOS2Source output (upper side power MOS source) 18RegDRVExternal PNP drive output for the regulator 19RegOUTRegulator output (emitter follower output) 20RegNFRegulator feedback terminal Pre Driver 20191817161514131211 12345678910 + Vreg INR
32、eg NF Reg OUT Reg DRV VOS2 VDD VOS1 VOD1 VOD2 N.C. VSS Reg GND Reg SEL VG SVCC PD GND EFM MUTE N.C. N.C. + No.Name Description 1VregINRegulator input and regulator power supply 2RegGNDRegulator GND 3RegSELRegulator selection terminal 4VGPower MOS drive voltage input 5SVCCEFM high-level output voltag
33、e BR93LC56F (IC110: CORE MAIN UNIT ASSY) EEPROM Dummy Bit Order Register Order Decode Control Clock Generation Data Register Address Buffer Power Voltage Detection Write Inhibit High Voltage Generation Address Decoder R/W Amp. 2048bits EEPROM Array 16bits 16bits 7bits 7bits 3 4SK CS Vcc NC DI DO GND
34、 NC 6 5 1 2 8 7 4 3 2 1 NC Vcc CS SK NC GND DO DI5 6 7 8 Block Diagram Pin Function Pin Assignment (Top view) Block Diagram Pin Function MJ-D508 65 1 2 3 4 5 6 7 8 9 10 11 12 27 26 25 RF1 RF2 RF3 RF4 REFI REFO RFADD TCGI AIN BIN EIN FIN 36 35 34 33 32 31 30 29 28 ADIPI ADIPO NC ADLPFO 22KO 22KI WBO
35、TCGO AOUT BOUT EOUT FOUT POUT GOUT ATTR EFMAGI EFMAGC AGND AVCC EFMI EFMO RF2-1 ADAGI ADAGC BAIS AVCC XSTBY XDISC AGND XSGAIN DGND DTEMP LATCH CLOCK DATA DVCC LOGIC HPFLPF BIAS ADIP AGC DIFF DIFF EFM AGC RESISTOR SYNCHRO REC Press to enter synchronous recording mode: recording starts when the record
36、er senses an input signal. a8 Press to pause playback or recording. s7 Press to stop playback or recording. d Press to put the recorder into record-pause mode. fPHONES jack gPhones LEVEL Use to raise or lower the headphone volume level. DAC MODE INPUT SELECTOR DISPLAY /CHARA NAME CLIP REC/PLAY MODE
37、SYNCHRO REC DIGITAL REC LEVEL 4? ANALOG REC LEVEL EDIT/NO !? oiuytrgf MJ-D508 69 DAC MODE INPUT SELECTOR DISPLAY /CHARA NAME CLIP REC/PLAY MODE SYNCHRO REC DIGITAL REC LEVEL 4? ANALOG REC LEVEL EDIT/NO !? 3 Lights during playback. a8 Lights when playback/recording is paused. sCOAXIAL Lights when rec
38、ording from the coaxial digital input. dOPTICAL Lights when recording from the optical digital input. fANALOG Lights when recording from the analog inputs. gD.VOL Lights when the digital volume control is active. hDNR Indicates that Digital Noise Reduction is on. jTOC Indicates that there is TOC inf
39、ormation in the recorders memory that hasnt been written to the disc yet. When this display is lit dont turn the power of the unit off or this information will be lost. kTIME# Indicates that the character display (5) is showing time information (e.g. elapsed time of track). lTRACK# Indicates that th
40、e character display (5) is showing track information (e.g. track name). /RECORDING LEVEL Shows the recording level of a disc. 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 DISC TRACK TIME DATE TOC DNR D.VOL ANALOG OPTICAL 1 2 3 COAXIAL ADLC ALCA MONO A.MARK S.CUT SYNCHRO#1 REHEAR
41、SAL TOTAL REMAIN RECA B REPEAT 1 # # # # # ? PGM RDM FADER TIMESKIP MEDLEY L dB R 50 30 20 12 10 6 2 0 OVER 1234 56789p q w e d sa ; oi u yt r g f j h l k / MJ-D508 71 Remote Control 1EDIT/NO Press to access various editing features. 2NAME Press to enter and exit the disc/track naming process. 3NAME
42、 CLIP Press to copy the current disc or track name to the recorders memory. 4+10 Use to select track numbers greater than 10. 5FADER Press to fade in or out during playback, or to record a fade in or out during recording. 6SYNCHRO REC Press to enter synchronous recording mode: recording starts when
43、the recorder senses an input signal. 7 REC Press to put the recorder into record-pause mode. 8AB Use to set a start point and an end point to mark a section of the disc for editing or repeat play. 9REPEAT Press to set the repeat mode (repeat disc, track, or segment). pRANDOM Press to play tracks in
44、a random order. qPROGRAM Press to start programming the track playback order. wCHECK Press to check the programmed track order. eCLEAR Press to clear the last programmed track number. rNumber / letter buttons Use to jump directly to track numbers in playback mode, select track numbers in edit mode,
45、and select letters in disc/track naming mode. tMARK, 10/0 Use for 0 or 10 when selecting track numbers. y10 Press to select track numbers over 10. uDISP/CHARA Press to switch between display modes (elapsed time, time remaining, etc.), and between upper and lower-case characters in disc/track naming
46、mode . iPlayback control / ENTER 3 Play 7 Stop 4 Skip back to last track Skip forward to next track ENTER Confirm playback, recording and editing options. o8 Press to pause playback or recording. ;TIME SKIP Press to change the skip track buttons to skip time. aCURSOR, 1 / Press to move cursor in dis
47、c or track naming mode, or fast forward/reverse through a disc in playback mode. sHI-LITE Press to search for a track based on a short sample of each track. dMEDLEY Press to switch medley mode on/off. Tracks play end-to- end with each track fading out before the next one starts. NAMEG H IJ K L DISP/CHARASYNCHRO REC M N O EDIT/NO HI-LITEREPEAT CHECKCLEAR RANDOM PROGRAM MEDLEY A B CD E F NAME CLIPP Q R
免费区 
