NAD-M56-brd-sm 电路图 维修手册.pdf

《NAD-M56-brd-sm 电路图 维修手册.pdf》由会员分享，可在线阅读，更多相关《NAD-M56-brd-sm 电路图 维修手册.pdf（101页珍藏版）》请在收音机爱好者资料库上搜索。

1、SERVICE MANUAL SERVICE MANUAL M56 MODEL : M56SERVICE MANUAL NAD 2010 NAD ELECTRONICS INTERNATIONAL TORONTO Blu-ray DiscTM PLAYER Blu-ray DiscTM PLAYER M56 M56 Blu-ray DiscTM PLAYER RadioFans.CN 收音机爱 好者资料库 CONTENTS SECTION 1 .SUMMARY SECTION 2 .CABINET +5.3V, Pin21; -30V, Pin7; -27V, Pin11; -24V? NON

2、O YES YES YES X901 Change X901 10MHz OK? NO YES IC901 Change R916 About 625kHz serial Clock OK? NO YES IC902 Change R923 about 500kHz OK? NO YES DIG901 change Check SMPS “READING” Display on VFD OK? CN701, Pin5; 12V, Pin7; 5V, Pin2; 3.3V, Pin11; 5V? YES IC701, IC702 Change, IC703 Change, IC705 Chang

3、e, IC706 Change, IC704 Change. CA726; 5V CA723; 1.2V CA725; 1.8V NO NO YES X504 Change X504 54.000MHz OK? NO YES Check IC201System part OK 3. SYSTEM PART ELECTRICAL TROUBLESHOOTING GUIDE 3-30 Component video no display 4. COMPONENT (YPbPr) VIDEO OUT Re-soldering YES NO L614 +3.3V OK? Re-soldering YE

4、S NO R692, R693, R694 signal OK? Re-soldering YES NO R650, R651, R652 signal OK? Re-soldering YES NO JK602 soldering OK? Component Video OK ELECTRICAL TROUBLESHOOTING GUIDE 3-31 CVBS video no display IC201 Check YES NO 5. CVBS VIDEO OUT R691 Video signal input OK? IC606 Check YES NO R632 Video signa

5、l output OK? Re-soldering YES NO JK602 soldering OK? CVBS video OK ELECTRICAL TROUBLESHOOTING GUIDE 3-32 6. AUDIO (S/PDIF, OPTICAL) ELECTRICAL TROUBLESHOOTING GUIDE No Audio S/PDIF, OPTICAL audio out OK? IC702 Check JK601 Red lighting OK? R6E9 Digital audio output OK? JK601(Pin2) +5.0V OK? NO NO NO

6、YES JK601 Re-soldering IC201 Check YES YES 3-33 No audio Audio out OK? YES SMPS Check YES L616 Re-soldering IC603(Pin8) 12V OK? NONO CN701 Pin4 12V OK? Q614(Pin2) LOW? NO Q617 Re-soldering YES IC607 Pin6,7,8 I2S output OK? NO IC201 Check YES IC607 Pin14,15 audio output before amplifying OK? NO IC607

7、 Check YES L618, L619, JK602(Pin2,5) soldering OK? NO Re-soldering YES TP633, TP628 audio output OK? NO IC603 Check YES 7. AUDIO (ANALOG) ELECTRICAL TROUBLESHOOTING GUIDE 3-34 8. HDMI ELECTRICAL TROUBLESHOOTING GUIDE No A/V HDMI out OK? Re-soldering JK603 soldering OK? NO JK603 Pin18 +5V OK? IC201 C

8、heck L722 +5V OK? NO NO IC702 Check YES YES L621 Re-soldering YES YES 3-35 WAVEFORMS 1. SYSTEM PART-1 7601 XTAL (27MHz) CLK27_XTALP DGND CLK27_XTALN X504 27MHz/18pFCL C504 30pF C518 30pF R511 18 R518 18 IC201 BCM7601 BGA 507Pin (21 x 21) Broadcom Close to 7601 and avoid heat sink 1 1 3-36 2. SYSTEM

9、PART-2 (SYSTEM MEMORY) 7601 DDR2_0_BA0 3 7601 DDR2_0_nWE 6 54 3 4 7601 DDR2_0_nCAS 5 7601 DDR2_0_CLK0 6 3-37 3. VIDEO PART-1 (100% FULL COLOR-BAR) DGND C668 OPEN DGND IC606 THS7314 IN_CH1 1 IN_CH2 2 IN_CH3 3 VS+ 4 GND 5 OUT_CH3 6 OUT_CH2 7 OUT_CH1 8 DGND VDAC_Pr5:B4 R6B2 OPEN IC610 THS7316 1 1 IN_CH

10、1 2 2 IN_CH2 3 3 IN_CH3 4 4 VS+ 5 5 GND 6 6 OUT_CH3 7 7 OUT_CH2 8 8 OUT_CH1 VDAC_CVBSB4 D R637 75(1%) R606 75(1%) R6B4 OPEN R65075 VCC_3V3_VIDEO VDAC_Pb5:B4 R6B1 OPEN C616 0.1uF DGND VDAC_Y5:B4 R621 75(1%) R65175 VCC_3V3 C695 22uF C667 0.1uF CA628 470uF/6V DGND CVBS J4 DGND DGND R63275 VCC_3V3_VIDEO

11、 C609 0.1uF DGND VCC_3V3_VIDEO R65275 R6B3 OPEN R640 75(1%) L614 4.7UH DGND R6910 R6920 R6930 R6940 Termination Resistor are placed close to Video Filter 10 8 7 9 VDAC_CVBS 7 VDAC1_Y 8 VDAC2_Pb 9 VDAC3_Pr 10 3-38 4. VIDEO PART-2 (100% FULL COLOR-BAR) C668 OPEN DGND IC606 THS7314 IN_CH1 1 IN_CH2 2 IN

12、_CH3 3 VS+ 4 GND 5 OUT_CH3 6 OUT_CH2 7 OUT_CH1 8 DGND VDAC_Pr5:B4 C681 OPEN R6B2 OPEN IC610 THS7316 1 1 IN_CH1 2 2 IN_CH2 3 3 IN_CH3 4 4 VS+ 5 5 GND 6 6 OUT_CH3 7 7 OUT_CH2 8 8 OUT_CH1 DGNDDGND R637 75(1%) R606 75(1%) DGND R65075 O VDAC_Pb5:B4 R6B1 OPEN C680 OPEN C616 0.1uF GND VDAC_Y5:B4 R65175 VCC

13、_3V3 C695 22uF C667 0.1uF CA628 470uF/6V C679 OPEN DGND CVBS J4 DGND DGND COMP_Pr J4 COMP_Pb J4 R63275 COMP_YJ3 VCC_3V3_VIDEO C609 0.1uF DGND VCC_3V3_VIDEO R65275 R6B3 OPEN R640 75(1%) L614 4.7UH DGND R6920 R6930 R6940 Termination Resistor are placed close to Video Filter 11 13 1412 CVBS 11 COMP_Y 1

14、2 COMP_Pb 13 COMP_Pr 14 3-39 5. AUDIO PART (S/PDIF) 15 7601_AUD0_SPDIF 15 3-40 6. HDMI PART HDMI_2_P HDMI_0_P TP611 HDMI_1_N DGND HDMI_1_P HDMI_2_N HDMI_SCL HDMI_HTPLG TP622 VCC_5V_AV DGND HDMI_SDA HDMI_0_N VCC_5V_AV HDMI_CLK_N HDMI_CLK_P 26 NC 11 TMDS_GND NC 8 TMDS_GND 6 NC 34 TMDS_GND 27 TMDS_D0-

15、33 TMDS_D2- 7 TMDS_D1+ 5 TMDS_GND 30 TMDS_D1- 9 NC 28 TMDS_GND 10 TMDS_D0+ 29 NC TMDS D2+ 31 TMDS_GND 32 NC 12 NC 25 TMDS_GND 13 TMDS_CLK+ 14 TMDS_GND 23 CEC_OUT 24 TMDS_CLK- 15 NC 22 DDC_CLK_OUT 16 CEC_IN 21 DDC_DAT_OUT 17 DDC_CLK_IN 18 DDC_DAT_IN 19 HOT_PLUG_DET_IN 20 HOT_PLUG_DET_OUT DGND DGND DG

16、ND DGND DGND DGND DGND DGND DGND VCC_3.3V_L HDMI_CEC_CON DGND R6D2 27k R6C9 15k 1TX2+ 2TX2_SHD 3 TX2 4TX1+ 5TX1_SHD 6TX1 7 TX0+ 8TX0_SHD 9TX0 10 TX_CLK+ 11TXC_SHD 12 TX_CLK 13CEC 14NC 15SCL 16SDA 17GND 18VCC +5V 19HPD R648 1.5k R641 1.5k R635 OPEN C685 open C686 open R6D80 R6D9 0 VCC_3V3 R677 OPEN H

17、DMI 16 17 18 19 9134_12C_SDA 16 9134_12C_SCL 17 HDMI_CLK 18 HDMI_DATA 19 3-41 7. FRONT I/F PART JIG401 JIG405 TP402 TP403 UART_RXD_3K4 UART_TXD_3K4 R437 10K Q406 2SK3018 3 1 2 R439 10K Q401 2SK3018 3 1 2 R438 10K C4080.1uF VCC_3V3 R440 OPEN UART_TX35:F4 UART_RX3 5:F4 VCC_5.6V_L DGND 20 21 UART_TXD_0

18、 20 UART_RXD_0 21 3-42 BLOCK DIAGRAMS 1. OVERALL BLOCK DIAGRAM 3-43 2. SMPS BLOCK DIAGRAM FILTER SWITCHING IC TRANS FEED B. RECTIFIER(5.3VA)LPF 5.2V PWR CTL 12V 3.3V AC85264V ? ? LPF LDO 5V ? RECTIFIER(-29VA) RECTIFIERFD(+) FD(-) - 29VA RECTIFIER (primary) Fuse RECTIFIER(13.5VA) RECTIFIER(5.5VA) REC

19、TIFIER(3.8VA) LDO LDO LPF 12V ? ? ? 3-44 3. SYSTEM STRUCTURE BLOCK DIAGRAM BCM7601 256-MB DDR-SDRAM 1GB(32bit) 800 DDR2-SDRAM CVBS Xtal HDMI v1.3 SPDIF HDMI Front Panel SMPS +12V +5V +3. 3V ?VFD_V HL04-P Loader Reset RJ-45 YPbPr SDRAM UART-0 256-MB DDR-SDRAM 1GB (32bit) 800 DDR2-SDRAM SATA MICOM (uP

20、D78F0535GK) EBI Bus 1GMB (8Bit) NAND f l as h USB2. 0 Compos ite SPDIF USB Hos t 2 CH RCAADAC/AMP I2C UART-1 UART-2 UART-3 Debugging Purpose (Dependent on BRCM) UART EJTAG I2S(2c h) nRST HYB18TC1G160C2F 1Gb (64Mx 16) JTAG Ether net I2S(4c h) HDMI I2S/ / I2C SPDIF Debugg ing Purpose CEC Simpl ink (v1

21、.0) CEC NAND08GW3B2C VCXO SDRAM YPbPr HYB18TC1G160C2F 1Gb (64Mx 16) Analog7. 1 3-45 4. FRONT PART BLOCK DIAGRAM uPD78F0535 (MICOM) BCM7601 HDMI Front Panel SMPS +5. 3VA VFD UART-3 CEC Simplink(v1.0) CEC Loader (HL05P) Instant open R/C VFD 10M Xtal ResetRESET X1,2 KEY BUTTON 3:G7DDR2_0_nCS1 3:C6 VCC_

22、1V8 DDR2_1_DQM2 3:G7 DDR2_0_DQM03:C3 DDR2_0_CLK01_P3:B4;3:C3 DDR2_0_DQS2_N3:E7 DDR2_1_BA13:G3;3:G6 C279 0.1uF DDR2_1_VREF DDR2_1_DATA0-31 3:K2 C280 22uF DDR2_1_DQS1_N3:I4 DDR2_0_DQS0_P3:E4 DDR2_0_DQM13:C3 DDR2_1_CKE3:G3;3:G6 DDR2_0_VREF DDR2_0_DQS3_N 3:E7 DDR2_0_BA23:C3;3:C6 DDR2_0_DQS2_P3:E7 DDR2_1

23、_DQS2_P3:J7 DDR2_1_ADDR0-13 3:G2;3:G5 DDR2_0_nCAS3:C3;3:C6 DDR2_0_BA13:C3;3:C6 DDR2_1_DQM03:G3 DDR2_1_CLK01_N3:G3;3:G4 R228 1k(1%) DDR2_1_DQS1_P3:I4 DDR2_1_DQS2_N3:J7 DDR2_1_nRAS 3:G3;3:G6 DDR2_1_DQM33:G6 DDR2_0_nRAS 3:C3;3:C6 DDR2_0_CKE3:C3;3:C6 DDR2_1_DQS0_P3:I4 DDR2_1_DQS3_N3:J7 DDR2_0_CLK23_N3:B

24、7;3:C6 DDR2_0_DQS1_P 3:E4 DDR2_0_nCS0 3:C3 DDR2_1_CLK23_N3:G6;3:G7 DDR2_0_DATA0-31 3:F2 R225243(1%) DDR2_1_DQS0_N3:I4 DDR2_0_DQS3_P 3:E7 DDR2_0_DQS1_N3:E4 DDR2_0_BA03:C3;3:C6 DDR2_1_BA03:G3;3:G6 DDR2_1_DQS3_P3:J7 DDR2_0_ODT3:E3;3:E6 DDR2_0_CLK23_P3:B7;3:C6 DDR2_1_nCAS3:G3;3:G6 DDR2_1_nWE3:G3;3:G6 R2

25、27 1k(1%) DDR2_0_nWE3:C3;3:C6 DGND DDR2_1_CLK01_P3:G3;3:G4 DGND DDR2_0_DQM33:C6 DDR2_1_BA23:G3;3:G6 DDR2_0_CLK01_N3:B4;3:C3 DDR2_0_ADDR0-13 3:B2;3:B5 DDR2_0_DQS0_N3:E4 DDR2_1_DQM1 3:G3 NAND_ALE4:B2;5:H6 EBI_nWE04:B2;5:H6 EBI_nRW5:H6 EBI_nCS04:A2 DDR2_1_ODT3:J3;3:J6 EBI_nWE15:H6 DGND NAND_CLE4:B2;5:H

26、6 EBI_ADDR24-25 5:H6 DDR2_1_nCS03:G3 EBI_NAND_RB4:B3 EBI_nCS14:A2 EBI_DATA0-7 4:B1 CLK33_OUT_PCI_CLK_IN 5:C3 R226243(1%) NAND_nRE4:B2;5:H6 TP201 DDR2_1_nCS13:G6 TP202 PCI_nGNT05:H6 DGND IC201 BCM7601 BGA 507Pin (21 x 21) Broadcom P5 DDR2_0_ADDR_00 K2 DDR2_0_ADDR_01 N7 DDR2_0_ADDR_02 J2 DDR2_0_ADDR_0

27、3 L4 DDR2_0_ADDR_04 H1 DDR2_0_ADDR_05 K5 DDR2_0_ADDR_06 J3 DDR2_0_ADDR_07 M5 DDR2_0_ADDR_08 H2 DDR2_0_ADDR_09 K1 DDR2_0_ADDR_10 K4 DDR2_0_ADDR_11 H3 DDR2_0_ADDR_12 J5 DDR2_0_ADDR_13 M2 DDR2_0_BA0 L3 DDR2_0_BA1 M3 DDR2_0_BA2 AB7 DDR2_0_DATA_00 AA4 DDR2_0_DATA_01 AC4 DDR2_0_DATA_02 AB4 DDR2_0_DATA_03

28、AB5 DDR2_0_DATA_04 AC1 DDR2_0_DATA_05 AA5 DDR2_0_DATA_06 AC5 DDR2_0_DATA_07 AA7 DDR2_0_DATA_08 W3 DDR2_0_DATA_09 Y6 DDR2_0_DATA_10 Y5 DDR2_0_DATA_11 W6 DDR2_0_DATA_12 AA3 DDR2_0_DATA_13 Y3 DDR2_0_DATA_14 AA2 DDR2_0_DATA_15 V2 DDR2_0_DATA_16 V5 DDR2_0_DATA_17 W4 DDR2_0_DATA_18 W5 DDR2_0_DATA_19 U7 DD

29、R2_0_DATA_20 V4 DDR2_0_DATA_21 U5 DDR2_0_DATA_22 V1 DDR2_0_DATA_23 T5 DDR2_0_DATA_24 R5 DDR2_0_DATA_25 T3 DDR2_0_DATA_26 R7 DDR2_0_DATA_27 R6 DDR2_0_DATA_28 U6 DDR2_0_DATA_29 P2 DDR2_0_DATA_30 T6 DDR2_0_DATA_31 AA6 DDR2_0_DM_0 W7 DDR2_0_DM_1 V7 DDR2_0_DM_2 P1 DDR2_0_DM_3 AC2 DDR2_0_DQS_0_P AC3 DDR2_

30、0_DQS_0_N Y1 DDR2_0_DQS_1_P Y2 DDR2_0_DQS_1_N U4 DDR2_0_DQS_2_P U3 DDR2_0_DQS_2_N R4 DDR2_0_DQS_3_P R3 DDR2_0_DQS_3_N N4 DDR2_0_nRAS N6 DDR2_0_nCAS M1 DDR2_0_nWE AB1 DDR2_0_CLK01_P AB2 DDR2_0_nCLK01_N T1 DDR2_0_CLK23_P T2 DDR2_0_nCLK23_N N2 DDR2_0_CKE P7 DDR2_0_CS0 P4 DDR2_0_CS1 N3 DDR2_0_VREF J4 DD

31、R2_0_ZQ N5 DDR2_0_ODT L5 DDR2_0_TESTOUT AC10DDR2_1_ADDR_00 AC6 DDR2_1_ADDR_01 AA10DDR2_1_ADDR_02 AD6 DDR2_1_ADDR_03 AB9 DDR2_1_ADDR_04 AE6 DDR2_1_ADDR_05 Y10 DDR2_1_ADDR_06 AD5 DDR2_1_ADDR_07 AA9 DDR2_1_ADDR_08 AD4 DDR2_1_ADDR_09 AC7 DDR2_1_ADDR_10 Y9 DDR2_1_ADDR_11 AE4 DDR2_1_ADDR_12 Y8 DDR2_1_ADDR

32、_13 AE8 DDR2_1_BA0 AB8 DDR2_1_BA1 AD8 DDR2_1_BA2 W20 DDR2_1_DATA_00 AA19DDR2_1_DATA_01 Y19 DDR2_1_DATA_02 AA18DDR2_1_DATA_03 AA20DDR2_1_DATA_04 W19 DDR2_1_DATA_05 AE20DDR2_1_DATA_06 Y18 DDR2_1_DATA_07 AB17DDR2_1_DATA_08 AE16DDR2_1_DATA_09 AA17DDR2_1_DATA_10 AB16DDR2_1_DATA_11 AC17DDR2_1_DATA_12 W17

33、DDR2_1_DATA_13 AD17 DDR2_1_DATA_14 AC18 DDR2_1_DATA_15 AC14 DDR2_1_DATA_16 W15 DDR2_1_DATA_17 AA15 DDR2_1_DATA_18 W16 DDR2_1_DATA_19 AD14 DDR2_1_DATA_20 AD16 DDR2_1_DATA_21 AA14 DDR2_1_DATA_22 AA16 DDR2_1_DATA_23 Y14 DDR2_1_DATA_24 AA12 DDR2_1_DATA_25 AD12 DDR2_1_DATA_26 Y13 DDR2_1_DATA_27 AA13 DDR2

34、_1_DATA_28 Y15 DDR2_1_DATA_29 AC11 DDR2_1_DATA_30 W13 DDR2_1_DATA_31 AB20 DDR2_1_DM_0 Y17 DDR2_1_DM_1 AE14 DDR2_1_DM_2 AB12 DDR2_1_DM_3 AD21 DDR2_1_DQS_0_P AD20 DDR2_1_DQS_0_N AE18 DDR2_1_DQS_1_P AD18 DDR2_1_DQS_1_N AC15 DDR2_1_DQS_2_P AB15 DDR2_1_DQS_2_N AE12 DDR2_1_DQS_3_P AD13 DDR2_1_DQS_3_N AC9

35、DDR2_1_nRAS Y11 DDR2_1_nCAS AD9 DDR2_1_nWE AC19 DDR2_1_CLK01_P AB19 DDR2_1_nCLK01_N AC13 DDR2_1_CLK23_P AB13 DDR2_1_nCLK23_N AD10 DDR2_1_CKE W12 DDR2_1_CS0 AA11 DDR2_1_CS1 AE10 DDR2_1_VREF W10 DDR2_1_ZQ AB11 DDR2_1_ODT W8 DDR2_1_TESTOUT M25 PCI_AD00 M22 PCI_AD01 N21 PCI_AD02 P24 PCI_AD03 L19 PCI_AD0

36、4 H25 PCI_AD05 H23 PCI_AD06 J25 PCI_AD07 T23 PCI_AD08 F24 PCI_AD09 R23 PCI_AD10 R22 PCI_AD11 K23 PCI_AD12 F25 PCI_AD13 G23 PCI_AD14 F23 PCI_AD15 G22 PCI_AD16 D25 PCI_AD17 E25 PCI_AD18 L22 PCI_AD19 J23 PCI_AD20 M19 PCI_AD21 J22 PCI_AD22 L20 PCI_AD23 N22 PCI_AD24 P20 PCI_AD25 P21 PCI_AD26 K24 PCI_AD27

37、 N19 PCI_AD28 L21 PCI_AD29 K25 PCI_AD30 R21 PCI_AD31 J21 PCI_CBE00 H24 PCI_CBE01 R20 PCI_CBE02 K21 PCI_CBE03 M20 PCI_PAR T24 PCI_nFRAME H22 PCI_nTRDY P23 PCI_nIRDY L23 PCI_nSTOP N20 PCI_nDEVSEL M23 PCI_CLK_IN R19 PCI_nPERR N23 PCI_nSERR M24 PCI_nRST T25 PCI_INT_A0 N25 PCI_nREQ0 P25 PCI_nGNT0 H20 EBI

38、_NAND_RB D23 EBI_ADDR24 E23 EBI_ADDR25 K20 EBI_nCS0 J20 EBI_nCS1 E22 EBI_nCS2 C24 EBI_nCS3 J19 EBI_nRW C25 EBI_nWE0 F21 EBI_nWE1 G21 EBI_nRD C23 EBI_nDS D24 EBI_nTS IC201 BCM7601 BGA 507Pin (21 x 21) Broadcom G8VDD33 G16 VDD33 A17 VDD33 F19 VDD33 K19 VDD33 P19 VDD33 W21 VDD33 F22 VDD33 K22 VDD33 P22

39、 VDD33 B24 VDD33 G12 REG_VDD33 F14 REG_OUT_2P5 AC24 OTP_V2P5 K3 VDD18 P3 VDD18 V3 VDD18 AB3 VDD18 T7 VDD18 Y7 VDD18 AC8 VDD18 W9 VDD18 AC12 VDD18 W14 VDD18 AC16 VDD18 W18 VDD18 AC20 VDD18 F6 VDD12 M10 VDD12 N10 VDD12 P10 VDD12 M11 VDD12 N11 VDD12 P11 VDD12 K12 VDD12 L12 VDD12 R12 VDD12 T12 VDD12 K13

40、 VDD12 L13 VDD12 R13 VDD12 T13 VDD12 K14 VDD12 R14 VDD12 T14 VDD12 M15 VDD12 N15 VDD12 P15 VDD12 M16 VDD12 N16 VDD12 P16 VDD12 J1 VSS N1 VSS U1 VSS AA1 VSS AD2 VSS H4 VSS M4 VSS T4 VSS Y4 VSS AE5 VSS P6 VSS V6 VSS AB6 VSS AA8 VSS AE9 VSS K10 VSS L10 VSS R10 VSS T10 VSS AB10 VSS K11 VSS L11 VSS R11 V

41、SS T11 VSS M12 VSS N12 VSS P12 VSS Y12 VSS M13 VSS N13 VSS P13 VSS AE13 VSS M14 VSS N14 VSS P14 VSS D5 NC D6 NC E6 NC E5 NC E9 NC F9 NC F12 NC E21 NC F18 NC G18 NC G7 NC G3 NC H5 NC H6 NC J6 NC K6 NC L6 NC M6 NC L7 NC M7 NC U2 NC W11 NC AD3 NC AE3 NC AC21 NC AC23 NC E1 NC AC25 NC AD22 NC AD23 NC AD2

42、4 NC AE22 NC AE23 NC B10 NC C11 NC A23 NC B20 NC C20 NC A22 NC E2 NC F2 NC B21 SC_IO_0 C21 SC_CLK_0 D20 SC_RST_0 E20 SC_PRES_0 F20 SC_VCC_0 E17 PKT_CLK0 F17 PKT_DATA0 G17 PKT_SYNC0 B17 PKT_CLK1 C17 PKT_DATA1 D17 PKT_SYNC1 A18 PKT_CLK2 B18 PKT_DATA2 C18 PKT_SYNC2 C19 RMX_CLK0 D19 RMX_DATA0 E19 RMX_SY

43、NC0 E18 RMX_PAUSE0 L14 OBSERV_VDD12 L15 OBSERV_VSS AB14 VSS D15 VSS K15 VSS R15 VSS T15 VSS K16 VSS L16 VSS R16 VSS T16 VSS Y16 VSS AE17 VSS D18 VSS AB18 VSS Y20 VSS A21 VSS D21 VSS H21 VSS M21 VSS T21 VSS AE21 VSS AB22 VSS E24 VSS J24 VSS N24 VSS U24 VSS Y24 VSS VCC_3V3 TP203 TP204 R23010K R23110K

44、R23210K R23310K R23410K R23510K R23610K R23710K R23810K 1) a. DQS pairs will eventually have length matching rule to their respective byte lane data b. CK pairs will eventually have length matching rule to the address lines 2) The decaps and VREF resistors and caps should be laid out near the associ

45、ated balls. For 7440 they should be backside in the depopulated ring. VREF is the most sensitive net (in terms of isolation) to route. 3) use top and bottom layers only. 4) Lay out escape plan per attached sketch 5) Complete the layout of the wires in the following order, keeping signals on their la

46、yer as much as possible: CK pairs DQS diff pairs DQ and DM remaining signals 6) Signals can be freely substituted within the following groups: RS if this is done, the schematic should be updated to match DQ7:0 DQ15:8 DQ23:16 DQ31:24 7) Diff pairs should be routed together 4 mil etch 4 mil spacing 8)

47、 Signals should be routed 4 mil etch 4 mil space min, 8 mil spacing mostly. 9) Keep data lines separate from address lines, to avoid x-talk between the two 10) Prepare wire length report and schedule a review 11) LENGTH RULE: Data bits DDR2_n_DATA31:0 = 1.5 12) Keep decoupling caps on back side out

48、from beneath backing plate. 13) Route clocks as differential pairs - Match differential impedance 60 Ohm to plane, 120 Ohm on pair DDR2 SDRAM LAYOUT GUIDE 2. BCM7601-2 2009.2.16 place C279 to N3 ball of 7601 place C217 to AE10 ball of 7601 3-553-56 3. DDR2-800 CIRCUIT DIAGRAM DDR2_0_ADDR0 DDR2_0_DAT

49、A20 DDR2_0_DATA16 DDR2_0_DATA28 DDR2_0_DATA18 DDR2_0_DATA26 DDR2_1_DATA3 DDR2_1_ADDR10 DDR2_0_ADDR1 DDR2_0_DATA30 DDR2_1_DATA6 DDR2_1_ADDR8 DDR2_1_DATA29 DDR2_0_ADDR3 DDR2_0_DATA31 DDR2_1_DATA1 DDR2_1_DATA25 DDR2_1_ADDR9 DDR2_0_DATA19 DDR2_1_DATA21 DDR2_0_DATA29DDR2_1_DATA27 DDR2_0_DATA11 DDR2_1_ADDR11 DDR2_0_ADDR2 DDR2_0_DATA8 DDR2_1_ADDR4 DDR2_0_ADDR7 DDR2_0_DATA12 DDR2_1_DATA31 DDR2_1_ADDR5 DDR2_0_ADDR0 DDR2_0_DATA9 DDR2_1_ADDR6 DDR2_1_DATA5 DDR2_0_DATA10 DDR2_1_ADDR7 DDR2_0_