Denon-AVR391-avr-sm维修电路原理图.pdf

上传人:cc518 文档编号:101403 上传时间:2020-11-04 格式:PDF 页数:111 大小:25.45MB
下载 相关 举报
Denon-AVR391-avr-sm维修电路原理图.pdf_第1页
第1页 / 共111页
Denon-AVR391-avr-sm维修电路原理图.pdf_第2页
第2页 / 共111页
Denon-AVR391-avr-sm维修电路原理图.pdf_第3页
第3页 / 共111页
亲,该文档总共111页,到这儿已超出免费预览范围,如果喜欢就下载吧!
资源描述

《Denon-AVR391-avr-sm维修电路原理图.pdf》由会员分享,可在线阅读,更多相关《Denon-AVR391-avr-sm维修电路原理图.pdf(111页珍藏版)》请在收音机爱好者资料库上搜索。

1、D supports TMDS logic level. 48 TXC+ Output Differential Clock Output. Differential clock output at the TMDS clock rate; supports TMDS logic level. 82 Location Mnemonic Type Description 49 TXGND Ground TXAVDD Ground 50 TX0- HDMI Output Differential Output Channel 0 Complement. Differential output of

2、 the red data at 10 the pixel clock rate; supports TMDS logic level. 51 TX0+ HDMI Output Differential Output Channel 0 True. Differential output of the red data at 10 the pixel clock rate; supports TMDS logic level. 52 TXGND Ground TXAVDD Ground 53 TX1- HDMI Output Differential Output Channel 1 Comp

3、lement. Differential output of the red data at 10 the pixel clock rate; supports TMDS logic level. 54 TX1+ HDMI Output Differential Output Channel 1 True. Differential output of the red data at 10 the pixel clock rate; supports TMDS logic level. 55 TXAVDD Power 1.8V power supply for TMDS outputs 56

4、TX2- HDMI Output Differential Output Channel 2 Complement. Differential output of the red data at 10 the pixel clock rate; supports TMDS logic level. 57 TX2+ HDMI Output Differential Output Channel 2 True. Differential output of the red data at 10 the pixel clock rate; supports TMDS logic level. 58

5、TXGND Ground TXAVDD Ground 59 CEC Digital I/O Consumer electronic control channel. 60 DGND Ground Ground for DVDD 61 DVDD PowerDigital supply voltage (1.8 V) 62 ALSB Digital Input This pin is used to set I2C address of the Rx IO and the Tx Main Map. 63 CSB Digital Input Chip Select pin. This pin mus

6、t be set low or left floating for the chip to process I2C messages that are destined to the ADV7622. The ADV7622 ignores I2C messages which he receives if this pin is high. 64 EP_SCK Digital Output SPI clock interface for the EDID 65 EP_CS Digital Output SPI chip selected interface for the EDID 66 E

7、P_MOSI Digital Output SPI master out/slave in for the EDID 67 EP_MISO Digital Input SPI master in/slave out for the EDID 68 MCLK_IN Digital Input Audio Reference Clock. 128 N fs with 83 Location Mnemonic Type Description N = 1, 2, 3, or 4. Set to 128 sampling frequency (fs), 256 fs, 384 fs, or 512 f

8、s. Supports 1.8 V to 3.3 V CMOS logic levels. 69 SCLK_IN Digital Input I2S Audio Clock. Supports CMOS logic levels from 1.8 V to 3.3 V. 70 AP5_IN Digital Input Audio Input Port 5. CMOS logic levels from 1.8 V to 3.3 V. 71 AP4_IN Digital Input Audio Input Port 4. CMOS logic levels from 1.8 V to 3.3 V

9、. 72 DGNDIO Ground Ground for DVDDIO 73 DVDDIO Power Digital I/O supply voltage (3.3 V) 74 AP3_IN Digital Input Audio Input Port 3. CMOS logic levels from 1.8 V to 3.3 V. 75 AP2_IN Digital Input Audio Input Port 2. CMOS logic levels from 1.8 V to 3.3 V. 76 AP1_IN Digital Input Audio Input Port 1. CM

10、OS logic levels from 1.8 V to 3.3 V. 77 AP0_IN Digital Input Audio Input Port 0. CMOS logic levels from 1.8 V to 3.3 V. 78 SDATA Digital I/O I2C port serial data input/output pin. SDA is the data line for the control port. 79 SCL Digital Input I2C port serial clock input. SCL is the clock line for t

11、he control port. 80 DGND Ground Ground for DVDD 81 DVDD PowerDigital supply voltage (1.8 V) 82 INT1 (AMUTE1) Digital Output Interrupt pin, can be active low or active high. When status bits change, this pin is triggered. The events that trigger an interrupt are under user control. This pin can also

12、output an audio mute signal 83 INT2 (AMUTE2) Digital Output Interrupt pin, can be active low or active high. When status bits change, this pin is triggered. The events that trigger an interrupt are under user control. This pin can also output an audio mute signal. I2C LSB selection. 84 INT_TX Digita

13、l Output Interrupt. Open drain. A 2 k pull-up resistor to the microcontroller I/O supply is recommended. 85 DGNDIO GroundGround for DVDDIO 86 DVDDIO PowerDigital I/O supply voltage (3.3 V) 84 Location Mnemonic Type Description 87 AP0_OUT Digital Output Audio output port 0. 88 AP1_OUT Digital Output

14、Audio output port 1. 89 AP2_OUT Digital Output Audio output port 2. 90 AP3_OUT Digital Output Audio output port 3. 91 AP4_OUT Digital Output Audio output port 4. 92 DGND Ground Ground for DVDD 93 DVDD PowerDigital supply voltage (1.8 V) 94 AP5_OUT Digital Output Audio output port 5. 95 SCLK_OUT Digi

15、tal Output Audio serial clock output. 96 MCLK_OUT Digital Output Audio master clock output. 97 RESETB Digital Input System reset input. Active low. A minimum low reset pulse width of 5 ms is required to reset the ADV7622 circuitry. 98 PWRDNB Digital Input Active low power-down pin. This pin should b

16、e used as a system detect when the internal EDID is powered from the 5V signal from the HDMI port when connected to active equipment. Pin pulled down internally. 99 PGND Ground Ground for PVDD 100 PVDD PowerPLL supply voltage 101 XTAL Miscellaneous Analog Input pin for 28.63636 MHz crystal or an ext

17、ernal 1.8 V 28.63636 MHz clock oscillator source to clock the ADV7622. The following crystal frequencies are also supported: 24.576 MHz and 27 MHz. 102 XTAL1 Miscellaneous Analog Crystal output pin. This pin should be left floating if a clock oscillator is used. 103 PVDD PowerPLL supply voltage 104

18、PGND Ground PVDD Ground 105 HP_CTRLA Digital Output Hot Plug Detect for port A. 106 5V_DETA Digital Input 5 V detect pin for port A in the HDMI interface. 107 RTERM Miscellaneous Analog Sets internal termination resistance. A 500 resistor between this pin and GND should be used. 108 DDCA_SDA Digital

19、 I/O HDCP slave serial data port A. DDCD_SDA is a 3.3 V input/output that is 5 V tolerant. 109 DDCA_SCL Digital Input HDCP slave serial clock port A. DDCD_SCL is a 3.3 V input that is 5 V tolerant. 110 CVDD PowerReceiver comparator supply voltage (1.8V) 111 CGND Ground TVDD and CVDD Ground 85 Locati

20、on Mnemonic Type Description 112 RXA_C- HDMI Input Digital input clock Complement of port A in the HDMI interface. 113 RXA_C+ HDMI Input Digital input clock True of port A in the HDMI interface. 114 TVDD Power Receiver terminator supply voltage (3.3 V) 115 RXA_0- HDMI Input Digital input channel 0 c

21、omplement of port A in the HDMI interface. 116 RXA_0+ HDMI Input Digital input channel 0 true of port A in the HDMI interface. 117 CGND Ground TVDD and CVDD Ground 118 RXA_1- HDMI Input Digital input channel 1 complement of port A in the HDMI interface. 119 RXA_1+ HDMI Input Digital input channel 1

22、true of port A in the HDMI interface. 120 TVDD Power Receiver terminator supply voltage (3.3 V) 121 RXA_2- HDMI Input Digital input channel 2 complement of port A in the HDMI interface. 122 RXA_2+ HDMI Input Digital input channel 2 true of port A in the HDMI interface. 123 HP_CTRLB Digital Output Ho

23、t Plug Detect for port B. 124 5V_DETB Digital Input 5 V detect pin for port B in the HDMI interface. 125 DGND Ground Ground for DVDD 126 DVDD PowerDigital supply voltage (1.8 V) 127 DDCB_SDA Digital I/O HDCP slave serial data ports B. DDCB_SDA is a 3.3 V input/output that is 5 V tolerant. 128 DDCB_S

24、CL Digital Input HDCP slave serial clock port B. DDCB_SCL is a 3.3 V input that is 5 V tolerant. 129 CVDD PowerReceiver comparator supply voltage (1.8V) 130 CGND Ground TVDD and CVDD Ground 131 RXB_C- HDMI Input Digital input clock complement of port B in the HDMI interface. 132 RXB_C+ HDMI Input Di

25、gital input clock true of port B in the HDMI interface. 133 TVDD Power Receiver terminator supply voltage (3.3 V) 134 RXB_0- HDMI Input Digital input channel 0 complement of port B in the HDMI interface. 135 RXB_0+ HDMI Input Digital input channel 0 true of port B in the HDMI interface. 136 CGND Gro

26、und TVDD and CVDD Ground 137 RXB_1- HDMI Input Digital input channel 1 complement of port B in the HDMI interface. 86 EX3AV (HDMI : IC16) EX3AV Terminal Functions Location Mnemonic Type Description 138 RXB_1+ HDMI Input Digital input channel 1 true of port B in the HDMI interface. 139 TVDD Power Rec

27、eiver terminator supply voltage (3.3 V) 140 RXB_2- HDMI Input Digital input channel 2 complement of port B in the HDMI interface. 141 RXB_2+ HDMI Input Digital input channel 2 true of port B in the HDMI interface. 142 HP_CTRLC Digital Output Hot Plug Detect for port C. 143 5V_DETC Digital Input 5 V

28、detect pin for port C in the HDMI interface. 144 DDCC_SDA Digital I/O HDCP slave serial clock port C. DDCC_SDA is a 3.3 V input/output that is 5 V tolerant. PIN NAME FUNCTION 1-2, 12, 26, 34- 38 NC(SW) NO CONNECT These pins are internally connected to the common switching node of the internal MOSFET

29、s. They are not to be electrically connected to any external signal, ground, or voltage. Failure to follow this guideline may result in damage to the device. 3-4, 22-25 NC NO CONNECT These pins may be internally connected. Do not connect them to each other or to any other electrical signal. Failure

30、to follow this guideline may result in device damage. 5-11 VOUT Regulated converter output. Connect these pins to the load, and place output capacitor from these pins and PGND pins 13-15 13-18 PGND Input/Output power ground. Connect these pins to the ground electrode of the Input and output filter c

31、apacitors. See VOUT and PVIN pin descriptions for more details. 19-21 PVIN Input power supply. Connect to input power supply. Decouple with input capacitor to PGND pins 16-18. 27 ENABLE Input Enable. Applying logic high enables the output and initiates a soft-start. Applying a logic low disables the

32、 output. 28 POK Power OK is an open drain transistor for power system state indication. POK will be logic high when VOUT is with -10% to +20% of VOUT nominal. 29 EAOUT Optional Error Amplifier output. Allows for customization of the control loop response. 30 SS Soft-Start node. The soft-start capaci

33、tor is connected between this pin and AGND. The value of this capacitor determines the startup time. 31 XFB External Feedback Input. The feedback loop is closed through this pin. A voltage divider at VOUT is used to set the output voltage. The mid point of the divider is connected to XFB. A phase le

34、ad capacitor from this pin to VOUT is also required to stabilize the loop. 32 AGND Analog Ground. This is the Ground return for the controller. Needs to be connected to a quiet ground. 33 AVIN Input power supply for the controller. Needs to be connected to input voltage at a quiet point. 87 2. FL DI

35、SPLAY FLD (18-ST-13GINK) (FRONT : U100) PIN CONNECTION GRID ASSIGNMENT 591 88 ANODE CONNECTION 89 PARTS LIST OF P.W.B. UNIT zParts for which nsp is indicated on this table cannot be supplied. zPart indicated with the mark is not illustrated in the exploded view. zThe parts listed below are for maint

36、enance only, might differ from the parts used in the unit in appearances or dimensions. Note: The symbols in the column Remarks indicate the following destinations. 1311E2 : Europe model 1311E1C : China model 391E3 : U.S.A. & Canada model 391E3B : Brazil model s 391EA : Australia model BK : Black mo

37、del SP : Premium Silver model FRONT P.W.B. UNIT ASSY Ref. No.Part No.Part NameRemarksQtyNew SEMICONDUCTORS GROUP IC202,203943239005300M IC BA4560RFHVIBA4560RF Q201943219006820S TR KTC1027Y CVTKTC1027YT Q20200MHT600141B1 TR KTA1271YHVTKTA1271YT Q20300D2690192902 TR KRC102SHVTKRC102S Q205,20600D269018

38、4907 CHIP TR KRA102SHVTKRA102S Q207,20800D2690192902 TR KRC102SHVTKRC102S Q20900D2690184907 CHIP TR KRA102SHVTKRA102S Q21100D2690192902 TR KRC102SHVTKRC102S Q213,21400D2730464901 CHIP TR KTC3875SYRTKHVTKTC3875SYRTK D201943202010030S DIODE ZJ18BTCVDZJ18BT D206nspCOPPER WIREC3A206 D207nspCOPPER WIREC3

39、A206 D208943202010040S DIODE ZJ22BTCVDZJ22BT D213943203003170S DIODE GBJ606HVDGBJ606 D21490M-HD302360R DIODE ZJ6.8BTCVDZJ6.8BT D215943176010090S LED BLBJEGJ204LCVDBLBJEGJ204L D216-221943203003150S DIODE 1N4007THVD1N4007T D222nspCOPPER WIREC3A206 D224,225943201010100S DIODE 1SS133MTCVD1SS133MT D226-2

40、33943209001080S DIODE 1SS355TCVD1SS355T RESISTORS GROUP R215nspMETAL RES(OXIDE)FILM,5%KRG1SANJ4R7RT R249nspCHIP RES1%75OHMCRJ10DF75R0T R262,263nspMETAL RES OXIDEFILM2WKRG2SANJ471RT R268,269nspMETAL RES FILM1W5%CRG1SANJR22RTP R275,276nspMETAL RES FILM1W5%CRG1SANJR22RTP R283-286nsp METAL RES FILM1W5%C

41、RG1SANJR22RTP VR201943671010330S ENCODER VR CSR2A055Z CAPACITORS GROUP C201,202nspCHIP CAP 330PF 50V JCCUS1H331JA C203943134010530S ELECT CAP 1UF 50V CCCEA1HH1R0T C205943134010690S ELECT CAPCCEA1JH471E C206943134010540S ELECT CAP 2.2UF 50 VCCEA1HH2R2T C207943134010530S ELECT CAP 1UF 50VCCEA1HH1R0T C

42、210943134010520S ELECT CAP 10UF 50VCCEA1HH100T 90 Ref. No.Part No.Part NameRemarksQtyNew C211nspCHIP CAP 0.1UF 50V KCCUS1H104KC C213nspMYLAR CAP 0.1UF 50V JHCQI1H104JZT C214,215943134010520S ELECT CAP 10UF 50VCCEA1HH100T C216943134010530S ELECT CAP 1UF 50VCCEA1HH1R0T C217943134010670S ELECT CAP 47UF

43、 16VCCEA1CKS470T C218,219943134010520S ELECT CAP 10UF 50VCCEA1HH100T C223,224nspMETALLIZEDFILM CAPCCME2A473JXT C226-228nspCHIP CAP 0.1UF 50V KCCUS1H104KC C229-231nspCHIP CAP 100PF 50V JCCUS1H101JA C233-235nspCHIP CAP 0.01UF 50V KCCUS1H103KC C241,242nspCHIP CAP 100PF 50V JCCUS1H101JA C244nspMETALLIZE

44、D CAP 0.1UF 250V JKCME2E104JP04T C245nspCHIP CAP 0.1UF 50V KCCUS1H104KC C246,247nspMETALLIZED CAP 0.1UF 250V JKCME2E104JP04T C248-250nspMETALLIZED FILM CAPCCME2A473JXT C251943134010530S ELECT CAP 1UF 50VCCEA1HH1R0T C254nspCHIP CAP 1000PF 50VKCCUS1H102KC C255-257nspMETALLIZED FILM CAPCCME2A473JXT C25

45、8,259nspCHIP CAP 0.1UF 50V KCCUS1H104KC C261943134010530S ELECT CAP 1UF 50VCCEA1HH1R0T C262nspCHIP CAP 39PF50V JCCUS1H390JA C263nspCHIP CAP 0.1UF 100VCCUC2A104KC C264943134010530S ELECT CAP 1UF 50VCCEA1HH1R0T C265,266nspCHIP CAP 330PF 50V JCCUS1H331JA C267,268943134010520S ELECT CAP 10UF 50VCCEA1HH1

46、00T C269,270nspCHIP CAP 0.1UF 50VKCCUS1H104KC C271-274943134010520S ELECT CAP 10UF 50VCCEA1HH100T C277nspMYLAR CAP 0.1UF 50V JHCQI1H104JZT C278,279943134010520S ELECT CAP 10UF 50VCCEA1HH100T C280-299nspCHIP CAP 0.1UF50VKCCUS1H104KC C208nspCHIP CAP 0.1UF50VKCCUS1H104KC C212nspCHIP CAP 0.1UF50VKCCUS1H

47、104KC C209943134010700S CAP,ELECTCCEA1HH3R3T OTHERS PARTS GROUP BK201,202nspFIP BRACKETCMD1A572 BN204nspWIRE ASSYCWB1B00510047 BN205nspWIRE ASSYCWB1B003050NN BN207nspWIRE ASSYCWB4B00508047 BN208nspWIRE ASSYCWB4B005080E7 BN209nspWIRE ASSYCWB4B00330047 BN21AnspWIRE ASSYCWB1B00505077 BN45nspWIRE ASSY(L

48、OCK 3P 120MM 2.5MM)CWB1D00312058 BN46nspWIRE ASSYCWB4D00725058 LUG23nspWIRE ASSYCWE8102100RV CN1BnspWAFERCJP23GB116ZY CN41nspWAFERCJP03KA060ZY CN44nspLOCKINGTYPE STRAIGHTWAFER 2MMCJP03GI236ZW CN201nspWAFER STRAIGHT(7PIN) CJP07GA01ZY CN203nspWAFER(3.96MM)CJP03GA148ZW CN204nspWAFER(5PLOCKANGLE2.0MM)CJ

49、P05GJ247ZW 91 Ref. No.Part No.Part NameRemarksQtyNew CN207nspLOCKINGTYPE STRAIGHTWAFER 2mmCJP05GI236ZW CN208nspWAFER STRAIGHTCJP05GA19ZY CN209nspWAFER ANGLE(2.5mm)CJP05GB03ZY zF201943652000620S FUSE(0.1A 372SERIES/TR5)CBA2D0100A3EYT FL201943172010110S VFD HCA-18SM01TCFLHCA18SM01T* GND21,22nspPCB BRACKETCMD1A569 JK20190M-YT004310R JACK BOARD(3P)CJJ4S041Z JK202943643010130S JACKCJJ2E020Z* JK204943643010140S JACK HEADPHONE(3.5mm GOLD)CJJ2E028Z* L201-206nspCHIP FERRITE BEAD(60ohm 1608)CLZ9R005Z LUG21nspWIRE ASSY(1P)CWE8102080RV LUG22nspWIRE AS

展开阅读全文
相关资源
猜你喜欢
相关搜索
资源标签

当前位置:首页 > 功放/音响/收扩 > Denon

copyright@ 2008-2023 收音机爱好者资料库 版权所有
备案编号:鄂ICP备16009402-5号