Philips-DVDR-5520-H-5570-H-Service-Manual(1) 电路图 维修手册.pdf

上传人:cc518 文档编号:235770 上传时间:2025-10-12 格式:PDF 页数:193 大小:21.10MB
下载 相关 举报
Philips-DVDR-5520-H-5570-H-Service-Manual(1) 电路图 维修手册.pdf_第1页
第1页 / 共193页
Philips-DVDR-5520-H-5570-H-Service-Manual(1) 电路图 维修手册.pdf_第2页
第2页 / 共193页
Philips-DVDR-5520-H-5570-H-Service-Manual(1) 电路图 维修手册.pdf_第3页
第3页 / 共193页
亲,该文档总共193页,到这儿已超出免费预览范围,如果喜欢就下载吧!
资源描述

《Philips-DVDR-5520-H-5570-H-Service-Manual(1) 电路图 维修手册.pdf》由会员分享,可在线阅读,更多相关《Philips-DVDR-5520-H-5570-H-Service-Manual(1) 电路图 维修手册.pdf(193页珍藏版)》请在收音机爱好者资料库上搜索。

1、Published by KC-TE 0750 V HDD1008+ HDD Bracket 192+ screws 268+Suspension Bracket 194 + HDD Damper 196 for DVDR5570H) as shown in fi gure 11. Figure 11 Remove mounting screws for HDD 2) Flip over the HDD Assembly to see the mounting screws 268. Remove the screws 268 to dismantle the HDD 1003 from th

2、e HDD Assembly. Notes: Only the special type of screws as described in Service Parts List must be used for position number 268. Using improper screws may damage the mounting holes on the HDD. 4.7. Dismantling of HDMI Board and DTTM board 1) Remove 2 screws to loosen the HDMI Board 1004 form the Rear

3、 Plate 230. The mounting screws are shown in fi gure 10. Figure 12 Remove mounting screws for HDMI Board 2) The HDMI Board Service Position is shown in fi gure 11. Figure 13 HDMI Board Service Position. 3) Remove 2 screws to loosen the DTTM Board 1005 and DTTM Insulator Sheet 200 form the Rear Plate

4、 230. The mounting screws are shown in fi gure 14. Figure 14 DTTM Board mounting screws 4) Remove the DTTM Insulator Sheet 200 for DTTM Board Service Position. The DTTM Board Service Position is shown in fi gure 15. Figure 15 DTTM Board Service Position. (DTTM Insulator Sheet removed) Insulation She

5、et Insulation Sheet 4.Mechanical Instructions EN 173139 785 33220 4.8. Dismantling of IR Blaster Board (/05/31 only) 1) Remove the DTTM Board 1005, then remove the screw as shown in fi gure 16 dismantle the IR Blaster Board 1001-1024. Figure 16 IR Blaster Board mounting screw 4.9. Dismantling of Ana

6、log board 1) Remove the DTTM Board 1005, the HDMI Board1004, and IR Blaster Board 1001-1024 (/05/31 only). 2) Then remove 2 screws, detach the DTTM bracket 182 and remove 1 more screw from the Frame 160. Loosen 7 screws on the Rear Plate 230 to dismantle the Analog board. The mounting screws are sho

7、wn in fi gure 17 and fi gure 18. Analog Board Service Position is shown in fi gure 19. Figure 17 Mounting screws for Analog Board and DTTM bracket (HDMI Board and DTTM Board removed) Figure 18 Mounting screws on the Rear Plate Figure 19 Analog Board Service Position Insulation Sheet 4.Mechanical Ins

8、tructions EN 183139 785 33220Firmware Upgrading Wrong user input 40202 Address is not dividable by 4 Example DS: 402 0 xa1000010 0 xad112222 040200: Test OK EN 313139 785 332205.Firmware Upgrading Wrong user input 40302 Address is not dividable by 4 Example DS: 403 0 xa1000010 040300: Value read = 0

9、 xAD112222 Test OK Nucleus Name DS_SDRAM_DmaWriteRead Nucleus Number 404 Description Write a pattern to the entire RAM using DMA and check the data Technical - Check if the Stack pointer is not in the write range - Clear a 64kb block and then fill it with a pattern - Initialise the DMA controller an

10、d write the data to the SDRAM - Then check if all the data was written correctly (except descriptor tables) - Repeat the process 4 times with 4 different patterns Execution Time 24 seconds User Input None. Error Number Description 40400 Writing to the RAM succeeded 40401 Stack area definition ERROR!

11、 40402 DMA controller could not be initialised. 40403 Not all data was transferred correctly Example DS: 404 040400: Test OK EN 323139 785 33220Firmware Upgrading Wrong user input 50202 Address is not dividable by 4 Example DS: 502 0 xb8000000 050200: Value read = 0 x3C08A000 Test OK Nucleus Name DS

12、_FLASH_ChecksumProgram Nucleus Number 503 Description Check the checksum of the application partitions by recalculating and comparing partition checksums Technical - Determine the number of segments - Find the application in each segment and determine its checksum - Check whether the checksums store

13、d match the newly calculated Execution Time 6 seconds User Input None Error Number Description 50300 The checksum is valid, the test succeeded 50301 The checksum is invalid Example DS: 503 050300: BootCode checksum is: 0 xBABE5B6F, which is correct Diagnostics checksum is: 0 xBABEBAFF, which is corr

14、ect Download checksum is: 0 xBABEEDBF, which is correct Application checksum is: 0 xBABE8EEC, which is correct Test OK EN 333139 785 332205.Firmware Upgrading however, the SYSCLK output remains active. If the LPS input remains low for more than 26 s (1280 SYSCLK cycles), the PHY-LLC interface is put

15、 into a low-power disabled state in which the SYSCLK output is also held inactive. The PHY-LLC interface is placed into the disabled state upon hardware reset. The LLC is considered active only if both the LPS input is active and the LCtrl register bit is set to 1, and is considered inactive if eith

16、er the LPS input is inactive or the LCtrl register bit is cleared to 0. LREQ148CMOSILLC request input. The LLC uses this input to initiate a service request to the TSB41AB1. Bus holder is built into this terminal. PC0 PC1 PC2 20 21 22 16 17 18 CMOSIPower class programming inputs. On hardware reset,

17、these inputs set the default value of the power class indicated during self-ID. Programming is done by tying these terminals high or low. Refer to Table 9 for encoding. PD1412CMOSIPower-down input. A high on this terminal turns off all internal circuitry except the cable-active monitor circuits, whi

18、ch control the CNA output (64-terminal PAP package only). Asserting the PD input high also activates an internal pulldown on the RESET terminal to force a reset of the internal control logic. (PD is provided for legacy compatibility and is not recommended for power management in place of IEEE 1394a-

19、2000 suspend/resume LPS and C/LKON features.) EN 1743139 785 332208.IC Internal Block Diagrams TERMINAL TYPEI/ODESCRIPTION NAMEPAP NO.PHP NO. TYPEI/ODESCRIPTION PLLGND57, 5841SupplyPLL circuit ground terminals. These terminals should be tied together to the low-impedance circuit board ground plane.

20、PLLVDD5640SupplyPLL circuit power terminals. A combination of high-frequency decoupling capacitors near each terminal is suggested, such as paralleled 0.1 F and 0.001 F. Lower frequency 10 F filtering capacitors are also recommended. This supply terminal is separated from DVDD and AVDD inside the de

21、vice to provide noise isolation. It should be tied at a low-impedance point on the circuit board. R0 R1 40 41 33 34 BiasCurrent setting resistor terminals. These terminals are connected through an external resistor to set the internal operating currents and cable driver output currents. A resistance

22、 of 6.34 k 1.0% is required to meet the IEEE Std 1394-1995 output voltage limits. RESET5337CMOSILogic reset input. Asserting this terminal low resets the internal logic. An internal pullup resistor to VDD is provided so only an external delay capacitor is required for proper power-up operation (see

23、power-up reset in the Application Information section). The RESET terminal also incorporates an internal pulldown which is activated when the PD input is asserted high. This input is otherwise a standard logic input, and may also be driven by an open-drain type driver. SE2823CMOSITest control input.

24、 This input is used in manufacturing test of the TSB41AB1. For normal use this terminal may be tied to GND through a 1-k pulldown resistor or it may be tied to GND directly. SM2924CMOSITest control input. This input is used in manufacturing test of the TSB41AB1. For normal use this terminal should b

25、e tied to GND. SYSCLK21CMOSOSystem clock output. Provides a 49.152-MHz clock signal, synchronized with data transfers, to the LLC. TESTM2722CMOSITest control input. This input is used in manufacturing test of the TSB41AB1. For normal use this terminal should be tied to VDD. TPA+3730CableI/OTwisted-p

26、air cable A differential signal terminals. Board traces from the pair of positive and negative differential signal terminals should be kept matched and as TPA3629CableI/O positive and negative differential signal terminals should be kept matched and as short as possible to the external load resistor

27、s and to the cable connector. TPB+3528CableI/OTwisted-pair cable B differential signal terminals. Board traces from the pair of positive and negative differential signal terminals should be kept matched and as TPB3427CableI/O positive and negative differential signal terminals should be kept matched

28、 and as short as possible to the external load resistors and to the cable connector. TPBIAS3831CableI/OTwisted-pair bias output. This provides the 1.86 V nominal bias voltage needed for proper operation of the twisted-pair cable drivers and receivers, and for signaling to the remote nodes that there

29、 is an active cable connection. XI XO 59 60 42 43 CrystalCrystal oscillator inputs. These terminals connect to a 24.576-MHz parallel resonant fundamental mode crystal. The optimum values for the external shunt capacitors are dependent on the specifications of the crystal used (see crystal selection

30、in the Application Information section). When an external clock source is used, XI should be the input and XO should be left open, and the clock must be supplied before the device is powered on. EN 1753139 785 332208.IC Internal Block Diagrams IC7301 TPS2051AD - CURRENT-LIMITED POWER-DISTRIBUTION SW

31、ITCHES Block Diagram TPS2041A OUT OC IN EN GND Current Limit Driver UVLO Charge Pump CS Thermal Sense Power Switch Active high for TPS205xA series Current sense TPS2042A Thermal Sense Driver Current Limit Charge Pump UVLO CS Driver Current Limit CS Thermal Sense Charge Pump Power Switch GND EN1 IN E

32、N2 OC1 OUT1 OUT2 OC2 Active high for TPS205xA series Current sense Figure 8-12 1 2 3 4 8 7 6 5 GND IN IN EN OUT OUT OUT OC TPS2041A, TPS2051A D PACKAGE (TOP VIEW) 1 2 3 4 8 7 6 5 GND IN EN1 EN2 OC1 OUT1 OUT2 OC2 TPS2042A, TPS2052A D PACKAGE (TOP VIEW) 1 2 3 4 5 6 7 8 16 15 14 13 12 11 10 9 GNDA IN1

33、EN1 EN2 GNDB IN2 EN3 EN4 OC1 OUT1 OUT2 OC2 OC3 OUT3 OUT4 OC4 TPS2044A, TPS2054A D PACKAGE (TOP VIEW) All enable inputs are active high for the TPS205xA series. NC No connect 1 2 3 4 5 6 7 8 16 15 14 13 12 11 10 9 GNDA IN1 EN1 EN2 GNDB IN2 EN3 NC OC1 OUT1 OUT2 OC2 OC3 OUT3 NC NC TPS2043A, TPS2053A D

34、PACKAGE (TOP VIEW) Pin Confi guration Figure 8-13 TPS2041A and TPS2051A TERMINAL NAME NO.I/ODESCRIPTION NAME TPS2041ATPS2051A EN4IEnable input. Logic low turns on power switch. EN4IEnable input. Logic high turns on power switch. GND11IGround IN2, 32, 3IInput voltage OC55OOvercurrent. Logic output ac

35、tive low OUT6, 7, 86, 7, 8OPower-switch output TPS2042A and TPS2052A TERMINAL NAME NO.I/ODESCRIPTION NAME TPS2042ATPS2052A EN13IEnable input. Logic low turns on power switch, IN-OUT1. EN24IEnable input. Logic low turns on power switch, IN-OUT2. EN13IEnable input. Logic high turns on power switch, IN

36、-OUT1. EN24IEnable input. Logic high turns on power switch, IN-OUT2. GND11IGround IN22IInput voltage OC188OOvercurrent. Logic output active low, for power switch, IN-OUT1 OC255OOvercurrent. Logic output active low, for power switch, IN-OUT2 OUT177OPower-switch output OUT266OPower-switch output Pin D

37、escription EN 1763139 785 332208.IC Internal Block Diagrams IC7500 SAA7136 MULTISTANDARD AUDIO/VIDEO DECODER Block Diagram Fig.2 System Block Diagram of SAA7136 SAICO S-video Analog Sound Input Sound Decoder Analog 16-bit Stereo ADC Front End NF/Audio Stereo BUFFER Analog Video ADCFront End Video 10

38、-Bit AI31 AI32 AI33 SSIF CVBS Sound Audio Inputs Port B TS data Digital Inputs Data IR in Digital Video Decoder Comb Filter Video Scaler Format DACs Stereo I2S Audio Output MUX I2S Audio Stereo VIP Host DSP I2S SPDIF Dual FM/NICAM BTSC EIAJ dBx expander(*) Volume control Bass, Treble and Balance SRC

39、 Incredible Sound I2S I2S SPDIF SPDIF VIP Analog Video ADCFront End Video 10-Bit AI40P AI41 AI42 AI43 Analog Video ADCFront End Video 10-Bit AI11 AI12 AI13 IF_POS(*) Analog Video ADCFront End Video 10-Bit AI21 AI22 AI23 NAICO Analog Control Input Video Unit Control Unit Component Processing SDTV/HD

40、Sync. VBI Slicer Digital Low IF IF(*) H- Scaler PRE V- Scaler Task A (Video) Task B RAW VBI Scaler Event Handler EDDI D C I O S T P S C A L E R Dig. Video Output Dig. Video IN DI_A_x Scaler PLL Port D Port C Video DAC ITU VMI VIP Video I2C Slave TS/PS In Remote Control VIP Host Port with I2C Bus IR

41、out Remote ControlReceiver Transmitter PHI PHI Bus VIP_Host_Audio VIP_Host_Audio Initiator INT_A IRQ /58; /05) 282 (5x) (for /31; /58; /05) 286 (4x) 288 (3x) 230 206 200 240 1001 - 1024 (for /31 /58; /05) 282 (5x) (for /31; /58; /05) 286 (4x) 288 (3x) 230 206 200 240 1001 - 1024 (for /31 & /05 only)

42、 1004 1005 211 1002 1008 194 (for DVDR5570H only) 196 (4x) (for DVDR5570H only) 192 182 181 208 184 188 180 1007 160 1003 166 (4x) 190 8019 1001 - 1021 150 138 134 135 136 140 144 146 142 (2x) 148 132 131 128 127 1001 - 1022 125 124 122 102 130 112 110 1006 290 (8x) (for /75 & /97 only) 294 (for /97

43、 only) 292 (3x) (for /75 only) new 3139 249 42261_110_a1.pdf P002 P001 9.Exploded view & Service parts list Mechanical Exploded View of the set (/75 only) EN 1913139 785 332209.Exploded view & Service parts list DVD RECORDER DVDR5520H/05/31/58/75 0110 313924417271 Cover Tray DVDR5520H 0150 313924126

44、361 SPRING ESD AV DVDR5570H /75 only 0200 313924320591 INSULATOR SHEET DTT DVDR5470H 0206 313911426671 BUSH 450H259010 0208 282203100057 FAN 12VDC 1.2W 2850RPM B 0211 313924123771 SPRING TUNER-DTT DVDR9000H 0230 313924126961 Plate Rear DVDR5570H/31 ABT /05/31 only 0230 313924126981 Plate Rear DVDR55

45、70H/58 ABT /58/75 only 0240 313924127031 Cover Top DVDR5570H 0268 252220098475 SCR PAN TORX ST BK #6-32X6 0338 242207600851 CBLE IEC-M 0M11 IEC-F 2P BK B 0341 313922851651 PROD ASSY RC2084403/01 PACKED /05 only 0341 313922851631 PROD ASSY RC2084401/01 PACKED /31 only 0341 313922851641 PROD ASSY RC20

46、84402/01 PACKED /58 only 0341 313922851721 PROD ASSY RC2084404/01 PACKED /75 only 0345 242207098236 MAINSCORD UK 5A 1M8 VH BK B /05 only 0345 242207098231 MAINS CORD IEC /31/58 only 0345 242207098233 MAINSCORD AUS 7A5 1M8 VH BK B /75 only 0350 242207600522 G-LINK CABLE & TRANSMITTER /05/31 only 0351

47、 242207600858 CBLE SCART 1M5 SCART 21P BK B /05/31/58 only 0353 242207600885 CBLE IEC-M 1M47 IEC-F BK B 0354 242207600718 AV CABLE 1M5 /75 only 0355 242203300702 ADAP EURO / 3x CINCH Y /75 only 0900 314302767863 FRONT COMPLETE DVDR5520H/05 /05 only 0900 314302767883 FRONT COMPLETE DVDR5520H/31 /31 o

48、nly 0900 314302767903 FRONT COMPLETE DVDR5520H/58 /58 only P001 314107943241 CABINET FRONT ASSY DVDR5520H /75 only 0920 314302765536 FRAME ASSY DVDR5470H /05/31/58 only P002 314107943251 FRAME ASSY DVDR5520H /75 only 1001 313924852721 PCBAS FRT DVDR5570H PANEL /75 only 1002 313924851401 PCBAS ANA DV

49、DR_570H EU PANEL 1003 313924851601 PCBAS DIGI DVDR7570H EU BOARD 1004 313924851901 PCBAS HDMI LC 1080I BOARD 1005 313924851161 PCBAS DTTM07-01 1006 313924713532 PSU 06H85 EU AC7010LF PIE 1007 313924800333 DRIVE D5.2 CLOSED 1008 282206200169 HDD 3.5” 160GB ST3160215ACE B 8001 313924102151 CBLE VH 05P/140/05P VH 20ST BK 8002 313911027881 CBLE PH 06P/180/06P PH 26ST BK 8003 313924102351 CBLE EH 04P/140/04P F6001 UL 8004 313924102571 CBLE EHR 04P/280/04P F6001 UL 80

展开阅读全文
相关资源
猜你喜欢
相关搜索
资源标签

当前位置:首页 > 功放/音响/收扩 > Philips

copyright@ 2008-2025 收音机爱好者资料库 版权所有
备案编号:鄂ICP备16009402-5号