Teac-PD-H303-Service-Manual电路原理图.pdf

《Teac-PD-H303-Service-Manual电路原理图.pdf》由会员分享，可在线阅读，更多相关《Teac-PD-H303-Service-Manual电路原理图.pdf（19页珍藏版）》请在收音机爱好者资料库上搜索。

1、 RadioFans.CN 收音机爱 好者资料库 RadioFans.CN 收音机爱 好者资料库 SERVICE MANUAL 3 TC9432AF/ TC9462AF (Digital Signal Processor) PIN No.NAMEI/OFUNCTIONAL DESCRIPTIONREMARKS TEST0 HSO UHSO EMPH LRCK VSS BCK AOUT DOUT MBOV IPF SBOK CLCK VDD VSS DATA SFSY SBSY SPCK SPDA COFS MONIT VDD TESIO0 P2VREF HSSW ZDET PDO TMAXS

2、TMAX With pull-up resistor. - - - - - - - - - - - - - - - - - - - - - - - 2-state output (PVREF,HiZ) - 3-state output (P2VREF,PVREF,VSS) - 3-state output (P2VREF,HiZ,VSS) 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 Test mode terminal. Normally, keep at open. Play

3、back speed mode flag output terminal. Subcode Q data emphasis flag output terminal. Emphasis ON at “H” level and OFF at “L” level. The output polarity can invert by command. Channel clock output terminal. (44.1 kHz) L-ch at “L” level and R-ch at “H” level. The output polarity can invert by command.

4、Digital GND terminal. Bit clock output terminal. (1.4112 MHz) Audio data output terminal. Digital data output terminal. Buffer memory over signal output terminal. Over at “H” level. Correction flag output terminal. At “H “ level, AOUT output is made to correction impossibility by C2correction proces

5、sing. Subcode Q data CRCC check adjusting result output terminal. The adjusting result is OK at “H” level. Subcode PW data readout clock input/outputtermi- nal. This terminal can select by command bit. Digital power supply voltage terminal. Digital GND terminal. Subcode PW data output terminal. Play

6、back frame sync signal output terminal. Subcode block sync signal output terminal. Processor status signal readout clock output terminal. Processor status signal output terminal. Correction frame clock output terminal. (7.35 kHz) Internal signal (DSP internal flag and PLL clock) output terminal. Sel

7、ected by command. Digital power supply voltage terminal. Test input/output terminal. Normally, keep at “L” level. PLL double reference voltage supply terminal. 2/4 times speed at “VREF” voltage. 1 bit DA converter zero detect flag output terminal. Phase difference signal output terminal of EFM signa

8、l and PLCK signal. TMAX detection result output terminal. Selected by command bit (TMPS). TMAX detection result output terminal. Selected by command bit (TMPS). - O O O O - O O O O O O I/O - - O O O O O O O - I - O O O O O UHSOHSOPLAYBACK SPEED HHNormal HL2 times LH4 times LL- DIFFERENCE RESULTTMAX

9、OUTPUT Longer than fixed ferq.“P2VREF” Shorter than fixed freq.“VSS” Within the fixed freq.“HiZ” 4 SERVICE MANUAL PIN No.NAMEI/OFUNCTIONAL DESCRIPTIONREMARKS LPFN LPFO PVREF VCOREF VCOF AVSS SLCO RFI AVDD RFCT RFZI RFRP FEI SBAD TSIN TEI TEZI FOO TRO VREF RFGC TEBC TEBC TEBC DMO 2VREF SEL FLGA FLGB

10、FLGC FLGD VDD VSS IO0 IO1 IO2 IO3 Analog input. Analog output. - - Analog output. - Analog output. Analog input (Zin : selected by command) - Analog input (Zin : 50k) Analog input. Analog input. Analog input. Analog input. Analog input. Analog input. Analog input (Zin : 10k) Analog output (2VREFAVSS

11、) - 3-state PWM signal output. (2VREF, VREF, VSS) (PWM carrier = 88.2 kHz) 3-state PWM signal output.(2VREF, VREF, VSS) - - - - - - - - - 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 LPF amplifier inverting input terminal for PLL. LPF

12、 amplifier output terminal for PLL. PLL reference voltage supply terminal. VCO center frequency reference level terminal. Normally, keep at “PVREF” level. VCO filter terminal. Analog GND terminal. Data slice level output terminal. RF signal input terminal. Analog power supply voltage terminal. RFRP

13、signal center level input terminal. RFRP zero cross input terminal. RF ripple signal input terminal. Focus error signal input terminal. Sub-beam adder signal input terminal. Test input terminal. Normally, keep at “VREF” level. Tracking error signal input terminal. Track in at tracking servo on. Trca

14、king error zero cross input terminal. Focus servo equalizer output terminal. Tracking servo equalizer output terminal. Analog reference voltage supply terminal. RF amplitude adjustment control signal output terminal. Tracking balance control signal output terminal. Feed equalizer output terminal. Sp

15、eed error signal or feed search equalizer output ter- minal. Disk equalizer output terminal. (PWM carrier = 88.2 kHz for DSP, Synchronize to PXO) Analog double reference voltage supply terminal. APC circuit ON/OFF indication signal output terminal. At the laser on time, UHF = L at “HiZ” level and UH

16、F = H at “H” level. Extemal flag output terminal for internal signal. Can select signal from TEZC, FOON, FOK and RFZC by command. Extemal flag output terminal for internal signal. Can select signal from DECT, FOON, FMON and RFZC by command. Extemal flag output terminal for internal signal. Can selec

17、t signal from TRON, TRSR, FOK and SRCH by command. Extemal flag output terminal for internal signal. Can select signal from TRON, DMON, HYS and SHC by command. Digital power supply voltage terminal. Digital GND terminal. General I/O terminal. Can change over input port or output port by command. At

18、the input mode time can readout a state of terminal (H/L) by read command. At the output mode time can control a state of terminal (H/L/HiZ) by command. I O - I O - O I - I I I I I I I I O O - O O O O O - O O O O O - - I/O SERVICE MANUAL 5 PIN No.NAMEI/OFUNCTIONAL DESCRIPTIONREMARKS DMOUT CKSE DACT

19、TESIN TESIO1 VSS PXI PXO VDD XVSS XI XO XVDD DVSR RO DVDD DVR LO DVSL TEST1 TEST2 TEST3 BUS0 BUS1 BUS2 BUS3 VDD VSS BUCK CCE TEST4 TSMOD RST With pull-up resistor. With pull-up resistor. With pull-up resistor. Analog input. Analog input. - - - - - - - - - - - - - With pull-up resistor. With pull-up

20、resistor. With pull-up resistor. Schmit input. With pull-up resistor. - - Schmit input. Schmit input. With pull-up resistor. With pull-up resistor. With pull-up resistor. 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 This terminal controls IO0IO3

21、 terminal. At “L” level time, IO0, 1 out feed equalizer signal of 2-state PWM. IO2, 3 out disk equalizer signal of 2-state PWM. Normally, keep at open. DAC test mode terminal. Normally, keep at open. Test input terminal. Normally, keep at “L” level. Test input/output terminal. Normally, keep at “L”

22、level. Digital GND terminal. Crystal oscillator connecting input terminal for DSP. Normally, keep at “L” level. Crystal oscillator connecting output terminal for DSP. Digital power supply voltage terminal. Oscillator GND terminal for system clock. Crystal oscillator connecting input terminal for sys

23、tem clock. Crystal oscillator connecting output terminal for sys- tem clock. Oscillator power supply voltage terminal for system clock. Analog GND terminal for DA converter. (R-ch) R channel data forward output terminal. Analog supply voltage terminal for DA converter. Reference voltage terminal for

24、 DA converter. L channel data forward output terminal. Analog GND terminal for DA converter. (L-ch) Test mode terminal. Normal, keep at open. Test mode terminal. Normal, keep at open. Test mode terminal. Normal, keep at open. Micom interface data input/output terminal. Digital Ppower supply voltage

25、terminal. Digital GND terminal. Micom interface clock input terminal. Command and data sending/receiving chip enable sig- nal input terminal.The bus line becomes active at “L” level. Test mode terminal. Normal, keep at open. Local test mode selection terminal. Reset signal input terminal. Reset at “

26、L” level. I I I I I - I O - - I O - - O - - O - I I I I/O I/O I/O I/O - - I I I I I 6 SERVICE MANUAL 1 100 99 Micom Interface LPF 1bit DAC Clock generator Correction circuit 16K RAM Address circuit Digital out Sub code decoder PLL TMAXData slicer A / D VCO CLV servo RAM ROM Digital equalizer Servo c

27、ontrol PWMD / A Automatic adjustment circuit Status Synchronous guarantee EFM decode Audio out circuit TEST 0 HSO UHSO EMPH LRCK VSS BCK AOUT DOUT MBOV IPF SBOK CLCK VDD VSS DATA SFSY SBSY SPCK SPDA COFS MONIT VDD TESIO 0 P2VREF HSSW ZDET PDO TMAXS TMAX XVDD XO XI XVSS VDD PXO PXI VSS TES I/N TES IO

28、1 DACT CKSE DMOUT IO3 IO2 IO1 IO0 VSS VDD FLGD FLGC FLGB FLGA SEL 2VREF DM/O FVO FMO TEBC RFGC LPFN LPFO PVREF VCOREF VCOF AVSS SLCO RF1 AVDD RFCT RFZI RFRP EF1 SBAD TSIN TEI TEZI FOO TRO VREF RST TSMOD TEST4 CCE BUCK VSS VDD BUS3 BUS2 BUS1 BUS0 TEST3 TEST2 TEST1 DVSL LO DVR DVDD RO DVSR 98 97 96 95

29、 94 93 92 91 90 89 88 87 86 85 84 83 82 81 234 807978777675747372717069686766656463626160595857565554535251 567891011121314151617181920212324222627252930 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 28 SERVICE MANUAL 7 8 SERVICE MANUAL PIN No. SYMBOLI/OFUNCTION DESCRIPTIONREMARKS Refe

30、rence signal (VRO) output terminal. VRO = 2.1 V when Vcc = 5 V Track count signal output terminal. Time constant adjustment terminal for bottom detection. RFRP signal center level output terminal. Time constant adjustment terminal for peak detec- tion. Input terminal for track count signal output am

31、p. Output terminal for RF signal amplitude adjust- ment amp. Amp (AGC, FE, TE) gain switching terminal. Input terminal for RF signal amplitude adjustment amp. Output terminal RF signal amp. Ground terminal. input terminal for RF signal amp. TA2150FN VRO RFRP BTC RFCT PKC RFRPIN RFGO GVSW AGCIN RFO G

32、ND RFN2 19 20 21 22 23 24 25 26 27 28 29 30 - - Adjusted by capacitance. - Adjusted by capacitance. - - Low (GND) is for 5 times gain. Connected to RFO through capac- itance. - - Connected to pin-diode out- put A + B + C + D (through resistor). O O l O l l O l l O - l HizNormal GNDCD-RW GVSWMODE Vcc

33、Normal SERVICE MANUAL 9 16FEO FEN SEB VRO RFRP BTC RFCT PKC RFRPIN RFGO GVSW AGCIN RFO GND RFN2 17 18 19 20 21 22 23 24 25 26 27 28 29 30 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 90k 60k 20A 50A 60k 20k 20k20k 11k BOTTOM PEAK AGC Amp 11k 2VRO 100 20k 48k 2.9k 83k 1k 1.4k 13k 238k 2.26k 1(1/4) 1(3/4) 1(1/

34、4) 1(3/4) 12k 12k 150k 15k 16.7k 20k 15k 30k 20k 100k 100k 20k 24k 60k 10pF 15k 50k 30k 10k 10k 10k 40pF 36pF 15pF 238k 15pF 10pF 40pF 36k SBAD TEO TEN 2VRO TEB SEL 3 STATE DET. 1-1 1-1 LDO MDI TNI TPI FPI FNI GMAD RFGC Vcc 11 SERVICE MANUAL VCC 7 / 2 / 11 4 / 8 / 5 5 / 9 / 7 IN1 GND IN2 6 / 1 / 91

35、/ 5 / 1 8 / 6 / 15 2 / 7 / 4 OUT2 VS 10 / 3 / 13 TA7291P / TA7291S / TA7291F REG PROTECTOR CIRCUIT (TSD) Vref M TA7291S (Bridge Driver) SYMBOL FUNCTIONAL DESCRIPTION 7 8 4 1 5 6 2 10 2 6 8 5 9 1 7 3 VCC VS Vref GND IN1 IN2 OUT1 OUT2 Supply voltage terminal for Logic Supply voltage terminal for motor

36、 drive Supply voltage terminal for control GND terminal Input terminal Input terminal Output terminal Output terminal PIN No. PS P Type : PIN : NC S Type : PIN 4 : NC F Type : PIN and : NC For F Type, We recommend FIN to be connected to the GND. 3 3 268 9 10121416 19 28 18 9 27 17 8 26 16 7 25 15 6

37、24 14 5 23 13 4 22 12 3 21 11 2 20 10 1 S10 S6 S5 12 16 23 22 S1 S1 S3 S7 S3 S3 S8 S7 S1 S1 S8 S1 S4 S4 S8 S4 S9 S2 S2 S9 S7 21 20 S10 S7 EXPLODED VIEW-1 12 SERVICE MANUAL 13 EXPLODED VIEW-1 REF.NO.PARTS NO.DESCRIPTIONREMARKS 1- 1 9A08866900WINDOW,FIP KGU1A154X 1- 2 9A08866700ORNAMENT,DOOR(1) KGR1A1

38、99M9ZK79 1- 3 9A08866200ORNAMENT,DOOR(2) KGR1A199M9YK79 1- 4 9A08866800ORNAMENT,DOOR(3) KGR1A200M9ZK79 1- 5 9A06224200BADGE,TEAC BGB1A047 1- 6 9A08867400PANEL,FRONT(AL) KKM1A100ZC11 1- 7 9A06863300INDICATOR,STAND BY KGL1A133 1- 8 9A08867300PANEL,FRONT KGW1A285M9K80 1- 9 9A07287200CAP,STANBY KBT1A495

39、M9K79 1-10 9A06862500KNOB,STAND BY KBT1A483 1-11 9A06868300KNOB,CPS KBT1A493MBC13 1-12 9A08867200KNOB,OPERATION KBT2A494M9ZK79 1-13 9A08867100KNOB,TACT KBT1A717M9ZK79 1-14 9A08868000FIP KFLHNA05SS29 1-15 9A07290100SUPPORT,LED KMD1A376 1-16 9A07290000BRACKET,FLT KMD1A374 1-17 9A08867500FRONT PCB ASSY

40、 KOP11362B 1-18 9A08871400CHASSIS,BOTTOM KUA2A186 1-19 9A08871500PLATE,BOTTOM KUA3A186 1-20 9A06864400FOOT KKL2A055M9K63 1-21 9A05837300FOOT CUSHION KHG1A050Y 1-22 9A08869300MAIN PCB ASSY US,C KOP11361B 9A08869310MAIN PCB ASSY E KOP11361C 1-23 9A08869100SUPPORT,MECHA KMH1A112 1-24 9A08870600POWER PC

41、B ASSY US,C KOP11363B 9A08870610POWER PCB ASSY E KOP11363E 1-25 9A08868600MACHANISM,3 CD CHANGER BJDMGCF3000 1-26 9A08868800PANEL,REAR KKF1A205 1-27 9A08043100CORD,POWER US,C BJA523FBY 9A08152100CORD,POWER E BJA2B043Z 1-28 9A08868300CABINT,TOP KKC2B112S21 F401 9A06545400FUSE US,C KBA2C0630TLU F401 9

42、A06868100FUSE E KBA2C0315TLE 9A08868900CORE,RING US,C KLZ9Z007Z 9A08038100RING,FERRITE E KLZ9W001Z INCLUDED ACCESSORIES REF.NO.PARTS NO.DESCRIPTIONREMARKS 9A08523900OWNERS MNL US,C KQX1A611Z 9A08524000OWNERS MNL E KQX1A637Z 9A05935900CORD,PIN KJS4M014Y 9A05936000CORD,PIN KJS4N001Y 14 SERVICE MANUAL

43、EXPLODED VIEW-2 1 2 3 4 5 6 7 8 9 0 q q t y u i o df g h j k l ; z x c b m / ! # % May 2001 NOTES: 1. Resistor values are in ohms (k=kilo-ohms, M=megohms). 2. Capacitor values are in microfarads (p=picofarads). 3. Parts marked with this sign are safety critical components. They must always be replac

44、ed with identical components-refer to the appropriate parts list and ensure exact replacement. 86745231 E D C B A SCHEMATIC DIAGRAMPD-H303 3CD PLAYER P PD D- -H H3 30 03 3 1 st Issue; May 2001 INSTRUCTIONS FOR SERVICE PERSONNEL BEFORE RETURNING APPLIANCE TO THE CUSTOMER, MAKE LEAKAGE- CURRENT OR RES

45、ISTANCE MEASUREMENTS TO DETERMINE THAT EXPOSED PARTS ARE ACCEPTABLY INSULATED FROM THE SUPPLY CIRCUIT. NOTES: 1. Resistor values are in ohms (k=kilo-ohms, M=megohms). 2. Capacitor values are in microfarads (p=picofarads). 3. Parts marked with this sign are safety critical components. They must always be replaced with identical components-refer to the appropriate parts list and ensure exact replacement.